

The following document contains information on Cypress products. Although the document is marked with the name "Spansion" and "Fujitsu", the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

#### **Continuity of Specifications**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

#### **Continuity of Ordering Part Numbers**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

#### For More Information

Please contact your local sales office for additional information about Cypress products and solutions.

#### **About Cypress**

Cypress (NASDAQ: CY) delivers high-performance, high-quality solutions at the heart of today's most advanced embedded systems, from automotive, industrial and networking platforms to highly interactive consumer and mobile devices. With a broad, differentiated product portfolio that includes NOR flash memories, F-RAM<sup>™</sup> and SRAM, Traveo<sup>™</sup> microcontrollers, the industry's only PSoC<sup>®</sup> programmable system-on-chip solutions, analog and PMIC Power Management ICs, CapSense<sup>®</sup> capacitive touch-sensing controllers, and Wireless BLE Bluetooth<sup>®</sup> Low-Energy and USB connectivity solutions, Cypress is committed to providing its customers worldwide with consistent innovation, best-in-class support and exceptional system value.

# 8-bit Proprietary Microcontroller

# CMOS

# F<sup>2</sup>MC-8L MB89630R Series

# MB89635R/636R/637R/P637/PV630

# 

The MB89630R series has been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as dual-clock control system, five operating speed control stages, a UART, timers, a PWM timer, a serial interface, an A/D converter, an external interrupt, and a watch prescaler.

\*: F<sup>2</sup>MC is the abbreviation for Fujitsu Flexible Microcontroller.

# ■ FEATURES

- · High-speed operating capability at low voltage
- Minimum execution time: 0.4  $\mu s@3.5$  V, 0.8  $\mu s@2.7$  V
- F<sup>2</sup>MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.

Five types of timers
8-bit PWM timer: 2 channels (Also usable as a reload timer)
8-bit pulse-width count timer (Continuous measurement capable, applicable to remote control, etc.)
16-bit timer/counter
21-bit timebase timer

(Continued)

For the information for microcontroller supports, see the following web site.

http://edevice.fujitsu.com/micom/en-support/



- UART CLK-synchronous/CLK-asynchronous data transfer capable (6, 7, and 8 bits)
   Serial interface
  - Switchable transfer direction to allows communication with various equipment.
- 10-bit A/D converter Start by an external input capable
- External interrupt: 4 channels Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
   Stop mode (Oscillation stops to minimize the current consumption.)
   Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
   Subclock mode
   Watch mode
- Bus interface function With hold and ready function

# ■ PRODUCT LINEUP

| Part number                         | MB89635R MB89636R MB89637R MB89P637 MB89P  |  |   |   |   |  |  |  |  |  |
|-------------------------------------|--|--|---|---|---|--|--|--|--|--|
| ltem                                | MB89635R   | MB89636R                               | MB89P637  | MB89PV630   |   |  |  |  |  |  |
| Classification                      |  | ass-produced produ<br>mask ROM product |   | One-time<br>PROM<br>product   | Piggyback/<br>evaluation product<br>(for evaluation and<br>development) |  |  |  |  |  |
| ROM size                            |  |  | 32 K × 8 bits<br>(internal mask<br>ROM)   | $32 \text{ K} \times 8 \text{ bits}$<br>(Internal PROM,<br>to be programmed<br>with general-<br>purpose<br>EPROM<br>programmer) | 32 K × 8 bits<br>(external ROM)   |  |  |  |  |  |
| RAM size                            | 512×8 bits   | 768 × 8 bits                           | 1024 × 8 bits   | $1024 \times 8$ bits  | $1024 \times 8$ bits  |  |  |  |  |  |
| CPU functions                       | The number of i<br>Instruction bit le<br>Instruction lengt<br>Data bit length:<br>Minimum execut<br>Interrupt proces | ngth:<br>h:<br>tion time:              |   | 61 μs@32.768 kHz<br>) MHz, 562.5 μs@3   | 2.768 kHz   |  |  |  |  |  |
| Ports                               | Input ports:<br>Output ports (N-<br>I/O ports (N-ch o<br>Output ports (CI<br>I/O ports (CMOS<br>Total:               | open-drain):<br>MOS):                  | <ul> <li>5 (All also serve as peripherals.)</li> <li>8 (All also serve as peripherals.)</li> <li>4 (All also serve as peripherals.)</li> <li>8 (All also serve as bus control.)</li> <li>28 (27 ports also serve as bus pins and peripherals.)</li> <li>53</li> </ul> |   |   |  |  |  |  |  |
| Watch timer                         |  | 21 bits $\times$ 1 (in matrix          | ain clock)/15 bits $\times$   | 1 (at 32.768 kHz)   |   |  |  |  |  |  |
| 8-bit PWM<br>timer                  |  | channels                               |   | rating clock cycle: 0.<br>: 51.2 μs to 839 ms)  | . ,   |  |  |  |  |  |
| 8-bit pulse<br>width count<br>timer | 8-bit reload time<br>8-bit pulse w   | er operation (toggle                   | d output capable, o operation (capable)   | rating clock cycle: 0.<br>perating clock cycle<br>of continuous meas<br>width/ from ↑ to ↑/fro                                  | : 0.4 to 12.8 μs)<br>urement, and                                       |  |  |  |  |  |
| 16-bit timer/<br>counter            | 16-bit eve   |  | ration (operating clo<br>on (rising edge/fallin   | ock cycle: 0.4 μs)<br>g edge/both edge s  | electable)  |  |  |  |  |  |
| 8-bit serial I/O                    | (one ex  | One clock se                           | 8 bits<br>first/MSB first selec<br>lectable from four to<br>ree internal shift clo  |   | 12.8 μs)  |  |  |  |  |  |
| UART                                |  | Transfer                               | tching two I/O syste<br>data length (6, 7, a<br>) to 62500 bps. at 1  | nd 8 bits)  |   |  |  |  |  |  |
| 10-bit A/D<br>converter             | Capable  | A/D conversio<br>Sense m               | it resolution × 8 cha<br>n mode (conversior<br>ode (conversion tim<br>ation by an external  | n time: 13.2 μs)  | ernal timer   |  |  |  |  |  |

FUJITSU

(Continued)

| Part number<br>Item         | MB89635R MB89636R             |  | MB89636R MB89637R MB89 |  | MB89PV630 |  |  |  |  |
|-----------------------------|-------------------------------|--|------------------------|--|-----------|--|--|--|--|
| External<br>interrupt input |                               | 4 independent channels (edge selection, interrupt vector, source flag).<br>Rising edge/falling edge selectable<br>Jsed also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.) |                        |  |           |  |  |  |  |
| Standby mode                |                               | Sleep mode, stop mode, watch mode, and subclock mode   |                        |  |           |  |  |  |  |
| Process                     |                               |  | CMOS                   |  |           |  |  |  |  |
| Operating<br>voltage*       | 2.2 V to 6.0 V 2.7 V to 6.0 V |  |                        |  |           |  |  |  |  |
| EPROM for use               | MBM27<br>MBM27                |  |                        |  |           |  |  |  |  |

\* : Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.") In the case of the MB89PV630, the voltage varies with the restrictions of the EPROM for use.

### ■ PACKAGE AND CORRESPONDING PRODUCTS

| Package     | MB89635R | MB89636R<br>MB89637R | MB89P637 | MB89PV630 |
|-------------|----------|----------------------|----------|-----------|
| DIP-64P-M01 | 0        | 0                    | 0        | ×         |
| FPT-64P-M06 | 0        | 0                    | 0        | ×         |
| FPT-64P-M23 | 0        | 0                    | ×        | ×         |
| MQP-64C-P01 | ×        | ×                    | ×        | 0         |
| MDP-64C-P02 | ×        | ×                    | ×        | 0         |

 $\bigcirc$  : Available  $\times$ : Not available

Note: For more information about each package, see section "■ Package Dimensions."

### ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• On the MB89P637, the program area starts from address 8007<sup>H</sup> but on the MB89PV630 and MB89637R starts from 8000<sup>H</sup>.

(On the MB89P637, addresses 8000<sup>H</sup> to 8006<sup>H</sup> comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV630/MB89637R, addresses 8000<sup>H</sup> to 8006<sup>H</sup> could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P637.)

- The stack area, etc., is set at the upper limit of the RAM.
- The external area is used.

#### 2. Current Consumption

- In the case of the MB89PV630, add the current consumed by the EPROM which connected to the top socket.

#### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "Mask Options".

Take particular care on the following points:

- A pull-up resistor cannot be set for P50 to P53 on the MB89P637.
- Options are fixed on the MB89PV630.

#### 4. Differences between the MB89630 and MB89630R Series

· Memory access area

There are no difference between the access area of MB89635/MB89635R, and that of MB89637/MB89637R. The access area of MB89636 is different from that of the MB89636R when using in external bus mode.

| Address        | Memory area   |                   |  |  |  |
|----------------|---------------|-------------------|--|--|--|
| Address        | MB89636       | MB89636R          |  |  |  |
| 0000н to 007Fн | I/O area      | I/O area          |  |  |  |
| 0080н to 037Fн | RAM area      | RAM area          |  |  |  |
| 0380н to 047Fн |               | Access prohibited |  |  |  |
| 0480н to 7FFFн | External area | External area     |  |  |  |
| 8000н to 9FFFн |               | Access prohibited |  |  |  |
| A000н to FFFFн | ROM area      | ROM area          |  |  |  |


- Other specifications Both MB89630 series and MB89635R/636R/637R is the same.
- Electrical specifications/electrical characteristics Electrical specifications of the MB89635R/636R/637R series are the same as that of the MB89630 series. Electrical characteristics of both the series are much the same.


### ■ CORRESPONDENCE BETWEEN THE MB89630 AND MB89630R SERIES

- The MB89630R series is the reduction version of the MB89630 series.
- The the MB89630 and MB89630R series consist of the following products:

| MB89630 series  | MB89635  | MB89636  | MB89637  | MB89P637 | MB89PV630 |  |
|-----------------|----------|----------|----------|----------|-----------|--|
| MB89630R series | MB89635R | MB89636R | MB89637R |          |           |  |

#### PIN ASSIGNMENT





#### • Pin assignment on package top (MB89PV630 only)

| Pin no. | Pin name |
|---------|----------|---------|----------|---------|----------|---------|----------|
| 65      | N.C.     | 73      | A2       | 81      | N.C.     | 89      | ŌĒ       |
| 66      | Vpp      | 74      | A1       | 82      | O4       | 90      | N.C.     |
| 67      | A12      | 75      | A0       | 83      | O5       | 91      | A11      |
| 68      | A7       | 76      | N.C.     | 84      | O6       | 92      | A9       |
| 69      | A6       | 77      | 01       | 85      | 07       | 93      | A8       |
| 70      | A5       | 78      | O2       | 86      | O8       | 94      | A13      |
| 71      | A4       | 79      | O3       | 87      | CE       | 95      | A14      |
| 72      | A3       | 80      | Vss      | 88      | A10      | 96      | Vcc      |

N.C.: Internally connected. Do not use.

### ■ PIN DESCRIPTION

| Pin no.                                    |                    | Bin nome Circuit                         |                        |      |   |
|--|--------------------|--|------------------------|------|---|
| SH-DIP <sup>*1</sup><br>MDIP <sup>*2</sup> | QFP2 <sup>*3</sup> | QFP1 <sup>*4</sup><br>MQFP <sup>*5</sup> | Pin name               | type | Function  |
| 30   | 22                 | 23                                       | X0                     | А    | Main clock crystal oscillator pins  |
| 31   | 23                 | 24                                       | X1                     |      |   |
| 28   | 20                 | 21                                       | MOD0                   | D    | Operating mode selection pins   |
| 29   | 21                 | 22                                       | MOD1                   |      | Connect directly to Vcc or Vss.   |
| 27   | 19                 | 20                                       | RST                    | C    | Reset I/O pin<br>This pin is an N-ch open-drain output type with a<br>pull-up resistor, and a hysteresis input type.<br>"L" is output from this pin by an internal reset<br>source. The internal circuit is initialized by the<br>input of "L". |
| 56 to 49                                   | 48 to 41           | 49 to 42                                 | P00/AD0 to<br>P07/AD7  | F    | General-purpose I/O ports<br>When an external bus is used, these ports<br>function as the multiplex pins of the lower address<br>output and the data I/O.   |
| 48 to 41                                   | 40 to 33           | 41 to 34                                 | P10/A08 to<br>P17/A157 | F    | General-purpose I/O ports<br>When an external bus is used, these ports<br>function as an upper address output.  |
| 40   | 32                 | 33                                       | P20/BUFC               | Н    | General-purpose output port<br>When an external bus is used, this port can also<br>be used as a buffer control output by setting the<br>BCTR.   |
| 39   | 31                 | 32                                       | P21/HAK                | Н    | General-purpose output port<br>When an external bus is used, this port can also<br>be used as a hold acknowledge by setting the<br>BCTR.  |
| 38   | 30                 | 31                                       | P22/HRQ                | F    | General-purpose output port<br>When an external bus is used, this port can also<br>be used as a hold request input by setting the<br>BCTR.  |
| 37   | 29                 | 30                                       | P23/RDY                | F    | General-purpose output port<br>When an external bus is used, this port functions<br>as a ready input.   |
| 36   | 28                 | 29                                       | P24/CLK                | Н    | General-purpose output port<br>When an external bus is used, this port functions<br>as a clock output.  |
| 35   | 27                 | 28                                       | P25/WR                 | Н    | General-purpose output port<br>When an external bus is used, this port functions<br>as a write signal output.   |
| 34   | 26                 | 27                                       | P26/RD                 | Н    | General-purpose output port<br>When an external bus is used, this port functions<br>as a read signal output.  |

\*1: DIP-64P-M01 \*2: MDP-64C-P02 \*4: FPT-64P-M06

\*3: FPT-64P-M23

\*5: MQP-M64C-P01

| Pin no.                                    |                    |  | Circuit  |                 |  |
|--|--------------------|--|----------|-----------------|--|
| SH-DIP <sup>*1</sup><br>MDIP <sup>*2</sup> | QFP2 <sup>*3</sup> | QFP1 <sup>*4</sup><br>MQFP <sup>*5</sup> | Pin name | Circuit<br>type | Function   |
| 33   | 25                 | 26                                       | P27/ALE  | Н               | General-purpose output port<br>When an external bus is used, this port functions<br>as an address latch signal output.                             |
| 2  | 58                 | 59                                       | P30/UCK1 | G               | General-purpose I/O port<br>Also serves as the clock I/O 1 for the UART.<br>This port is a hysteresis input type.                                  |
| 1  | 57                 | 58                                       | P31/UO1  | F               | General-purpose I/O port<br>Also serves as the data output 1 for the UART.   |
| 63   | 55                 | 56                                       | P32/UI1  | G               | General-purpose I/O port<br>Also serves as the data input 1 for the UART.<br>This port is a hysteresis input type.                                 |
| 62   | 54                 | 55                                       | P33/SCK1 | G               | General-purpose I/O port<br>Also serves as the data input for the 8-bit serial<br>I/O.<br>This port is a hysteresis input type.                    |
| 61   | 53                 | 54                                       | P34/SO1  | F               | General-purpose I/O port<br>Also serves as the data output for the 8-bit serial<br>I/O.  |
| 60   | 52                 | 53                                       | P35/SI1  | G               | General-purpose I/O port<br>Also serves as the data input for the 8-bit serial<br>I/O.<br>This port is a hysteresis input type.                    |
| 59   | 51                 | 52                                       | P36/PWC  | G               | General-purpose I/O port<br>Also serves as the measured pulse input for the<br>8-bit pulse width counter.<br>This port is a hysteresis input type. |
| 58   | 50                 | 51                                       | P37/WTO  | F               | General-purpose I/O port<br>Also serves as the toggle output for the 8-bit pulse<br>width counter.   |
| 6  | 62                 | 63                                       | P40/UCK2 | G               | General-purpose I/O port<br>Also serves as the clock I/O 2 for the UART.<br>This port is a hysteresis input type.                                  |
| 5  | 61                 | 62                                       | P41/UO2  | F               | General-purpose I/O port<br>Also serves as the data output 2 for the UART.   |
| 4  | 60                 | 61                                       | P42/UI2  | G               | General-purpose I/O port<br>Also serves as the data input 2 for the UART.<br>This port is a hysteresis input type.                                 |
| 3  | 59                 | 60                                       | P43/PTO1 | F               | General-purpose I/O port<br>Also serves as the toggle output for the 8-bit PWM<br>timer.   |
| 10   | 2                  | 3  | P50/ADST | К               | General-purpose I/O port<br>Also serves as an A/D converter external<br>activation.<br>This port is a hysteresis input type.                       |

\*1: DIP-64P-M01

\*2: MDP-64C-P02

02

\*3: FPT-64P-M23

\*4: FPT-64P-M06

\*5: MQP-M64C-P01

(Continued)

|  | Pin no.            |  |                               | Circuit         |   |
|--|--------------------|--|-------------------------------|-----------------|---|
| SH-DIP <sup>*1</sup><br>MDIP <sup>*2</sup> | QFP2 <sup>*3</sup> | QFP1 <sup>*4</sup><br>MQFP <sup>*5</sup> | Pin name                      | Circuit<br>type | Function  |
| 9  | 1                  | 2  | P51/BZ                        | J               | General-purpose I/O port<br>Also serves as a buzzer output.   |
| 8  | 64                 | 1  | P52                           | J               | General-purpose I/O port  |
| 7  | 63                 | 64                                       | P53/PTO2                      | J               | General-purpose I/O port<br>Also serves as the toggle output for the 8-bit PWM<br>timer.  |
| 11 to 18                                   | 3 to 10            | 4 to 11                                  | P60/AN0 to<br>P67/AN7         | I               | N-ch open-drain output ports<br>Also serve as an A/D converter analog input.  |
| 26,<br>25                                  | 18,<br>17          | 19,<br>18                                | P70/INT0/X1A,<br>P71/INT1/X0A | B/E             | Input-only ports<br>These ports are a hysteresis input type.<br>Also serve as an external interrupt input (at single-<br>clock operation).<br>Subclock crystal oscillator pins (at dual-clock<br>operation) |
| 24,<br>23                                  | 16,<br>15          | 17,<br>16                                | P72/INT2,<br>P73/INT3         | E               | Input-only ports<br>Also serve as an external interrupt input.<br>These ports are a hysteresis input type.  |
| 22   | 14                 | 15                                       | P74/EC                        | E               | General-purpose input port<br>Also serves as the external clock input for the<br>16-bit timer/counter.<br>This port is a hysteresis input type.   |
| 64   | 56                 | 57                                       | Vcc                           |                 | Power supply pin  |
| 32, 57                                     | 24,49              | 25, 50                                   | Vss                           |                 | Power supply (GND) pin  |
| 19   | 11                 | 12                                       | AVcc                          | _               | A/D converter power supply pin  |
| 20   | 12                 | 13                                       | AVR                           |                 | A/D converter reference voltage input pin   |
| 21   | 13                 | 14                                       | AVss                          | _               | A/D converter power supply pin Use this pin at the same voltage as $V_{SS}$ .   |

\*1: DIP-64P-M01

\*4: FPT-64P-M06 \*5: MQP-M64C-P01

\*2: MDP-64C-P02 \*3: FPT-64P-M23


| Pin  | no.  | D'a a sure  | 1/0 | Function   |  |  |  |
|--|--|---|-----|--|--|--|--|
| MDIP   | MQFP   | Pin name  | I/O | Function   |  |  |  |
| 65   | 66   | Vpp   | 0   | "H" level output pin                                     |  |  |  |
| 66<br>67<br>68<br>69<br>70<br>71<br>72<br>73<br>74 | 67<br>68<br>69<br>70<br>71<br>72<br>73<br>74<br>75 | A12<br>A7<br>A6<br>A5<br>A4<br>A3<br>A2<br>A1<br>A0 | 0   | Address output pins                                      |  |  |  |
| 75<br>76<br>77                                     | 77<br>78<br>79                                     | 01<br>02<br>03                                      | I   | Data input pins  |  |  |  |
| 78   | 80   | Vss   | 0   | Power supply (GND) pin                                   |  |  |  |
| 79<br>80<br>81<br>82<br>83                         | 82<br>83<br>84<br>85<br>86                         | 04<br>05<br>06<br>07<br>08                          | Ι   | Data input pins  |  |  |  |
| 84   | 87   | CE  | 0   | ROM chip enable pin<br>Outputs "H" during standby.       |  |  |  |
| 85   | 88   | A10   | 0   | Address output pin                                       |  |  |  |
| 86   | 89   | ŌĒ  | 0   | ROM output enable pin<br>Outputs "L" at all times.       |  |  |  |
| 87<br>88<br>89                                     | 91<br>92<br>93                                     | A11<br>A9<br>A8                                     | 0   | Address output pins                                      |  |  |  |
| 90   | 94   | A13   | 0   |  |  |  |  |
| 91   | 95   | A14   | 0   | ]  |  |  |  |
| 92   | 96   | Vcc   | 0   | EPROM power supply pin                                   |  |  |  |
| _  | 65<br>76<br>81<br>90                               | N.C.  |     | Internally connected pins<br>Be sure to leave them open. |  |  |  |

• External EPROM pins (MB89PV630 only)

### ■ I/O CIRCUIT TYPE

| Туре | Circuit  | Remarks   |
|------|--|---|
| A    | X1<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0<br>X0 | <ul> <li>Crystal or ceramic oscillation type (main clock)<br/>External clock input selection versions of MB89PV630,<br/>MB89P637, MB89635R, MB89636R, and MB89637R<br/>At an oscillation feedback resistor of approximately<br/>1 MΩ@5.0 V</li> </ul> |
| В    | X1A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0A<br>X0     | <ul> <li>Crystal or ceramic oscillation type (subclock)<br/>MB89PV630, MB89P637, MB89635R, MB89636R, and<br/>MB89637R with dual-clock system<br/>At an oscillation feedback resistor of approximately<br/>4.5 MΩ@5.0 V</li> </ul>                     |
| С    | R P-ch<br>N-ch<br>7/7  | <ul> <li>At an output pull-up resistor (P-ch) of approximately 50 kΩ@5.0 V</li> <li>Hysteresis input</li> </ul>   |
| D    |  |   |
| E    |  | <ul> <li>Hysteresis input</li> <li>Pull-up resistor optional (except P70 and P71)</li> </ul>  |
| F    | R P-ch<br>P-ch<br>N-ch<br>T                                    | <ul> <li>CMOS output</li> <li>CMOS input</li> <li>Pull-up resistor optional (except P22 and P23)</li> </ul>   |





### ■ HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although V<sub>CC</sub> power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>CC</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>CC</sub> value at the commercial frequency (50 Hz to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (option selection) and wake-up from stop mode.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P637


The MB89P637 is an OTPROM version of the MB89630 series.

#### 1. Features

- 32-Kbytes PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in each mode is illustrated below.



#### 3. Programming to the EPPROM

In EPROM mode, the MB89P637 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer by using the dedicated socket adapter.

However, the electronic signature mode cannot be used.

When the operating ROM area for a single chip is 32 Kbytes (8007<sup>H</sup> to FFFF<sub>H</sub>) the EPROM can be programmed as follows:




#### • Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sup>H</sup> to 7FFF<sup>H</sup>. (Note that addresses 8000<sup>H</sup> to FFFF<sup>H</sup> in the operating mode assign to 0000<sup>H</sup> to 7FFF<sup>H</sup> in EPROM mode).
- (3) Load option data into addresses 0000<sup>H</sup> to 0006<sup>H</sup> of the EPROM programmer.
   (For information about each corresponding option, see "8. OTPROM Option Bit Map".)
- (4) Program with the EPROM programmer.

#### 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



#### 5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

# 6. OTPROM Option Bit Map

| Address       | Bit 7                               | Bit 6                               | Bit 5                               | Bit 4  | Bit 3                                  | Bit 2                                | Bit 1                               | Bit 0  |
|---------------|-------------------------------------|-------------------------------------|-------------------------------------|--|--|--------------------------------------|-------------------------------------|--|
| 0000н         | Vacancy<br>Readable<br>and writable | Vacancy<br>Readable<br>and writable | Vacancy<br>Readable<br>and writable | Single/dual-<br>clock system<br>1: Dual clock<br>0: Single clock | Reset pin<br>output<br>1: Yes<br>0: No | Power-on<br>reset<br>1: Yes<br>0: No | 11:2 <sup>18</sup> /Fc              | bilization (/Fсн)<br>н 01:2 <sup>17</sup> /Fсн<br>н 00:2 <sup>4</sup> /Fсн |
| <b>0001</b> н | P07                                 | P06                                 | P05                                 | P04  | P03                                    | P02                                  | P01                                 | P00  |
|               | Pull-up                             | Pull-up                             | Pull-up                             | Pull-up  | Pull-up                                | Pull-up                              | Pull-up                             | Pull-up  |
|               | 1: No                               | 1: No                               | 1: No                               | 1: No  | 1: No                                  | 1: No                                | 1: No                               | 1: No  |
|               | 0: Yes                              | 0: Yes                              | 0: Yes                              | 0: Yes   | 0: Yes                                 | 0: Yes                               | 0: Yes                              | 0: Yes   |
| 0002н         | P17                                 | P16                                 | P15                                 | P14  | P13                                    | P12                                  | P11                                 | P10  |
|               | Pull-up                             | Pull-up                             | Pull-up                             | Pull-up  | Pull-up                                | Pull-up                              | Pull-up                             | Pull-up  |
|               | 1: No                               | 1: No                               | 1: No                               | 1: No  | 1: No                                  | 1: No                                | 1: No                               | 1: No  |
|               | 0: Yes                              | 0: Yes                              | 0: Yes                              | 0: Yes   | 0: Yes                                 | 0: Yes                               | 0: Yes                              | 0: Yes   |
| 0003н         | P37                                 | P36                                 | P35                                 | P34  | P33                                    | P32                                  | P31                                 | P30  |
|               | Pull-up                             | Pull-up                             | Pull-up                             | Pull-up  | Pull-up                                | Pull-up                              | Pull-up                             | Pull-up  |
|               | 1: No                               | 1: No                               | 1: No                               | 1: No  | 1: No                                  | 1: No                                | 1: No                               | 1: No  |
|               | 0: Yes                              | 0: Yes                              | 0: Yes                              | 0: Yes   | 0: Yes                                 | 0: Yes                               | 0: Yes                              | 0: Yes   |
| 0004н         | Vacancy<br>Readable<br>and writable | Vacancy<br>Readable<br>and writable | Vacancy<br>Readable<br>and writable | Vacancy<br>Readable<br>and writable                              | P43<br>Pull-up<br>1: No<br>0: Yes      | P42<br>Pull-up<br>1: No<br>0: Yes    | P41<br>Pull-up<br>1: No<br>0: Yes   | P40<br>Pull-up<br>1: No<br>0: Yes  |
| <b>0005</b> н | Vacancy<br>Readable<br>and writable | Vacancy<br>Readable<br>and writable | Vacancy<br>Readable<br>and writable | P74<br>Pull-up<br>1: No<br>0: Yes                                | P73<br>Pull-up<br>1: No<br>0: Yes      | P72<br>Pull-up<br>1: No<br>0: Yes    | Vacancy<br>Readable<br>and writable | Vacancy<br>Readable<br>and writable  |
| 0006н         | Vacancy                             | Vacancy                             | Vacancy                             | Vacancy  | Vacancy                                | Vacancy                              | Vacancy                             | Reserved bit   |
|               | Readable                            | Readable                            | Readable                            | Readable   | Readable                               | Readable                             | Readable                            | Readable   |
|               | and writable                        | and writable                        | and writable                        | and writable   | and writable                           | and writable                         | and writable                        | and writable   |

Note: Each bit is set to '1' as the initialized value.


### ■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20CZ, MBM27C256A-20TV

#### 2. Memory Space


Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



#### 3. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sup>H</sup> to 7FFF<sub>H</sub>.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.


# BLOCK DIAGRAM



# CPU CORE

#### 1. Memory Space

The microcontrollers of the MB89630R series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end of I/O area, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89630R series is structured as illustrated below.




# 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


| Program counter (PC):      | A 16-bit register for indicating the instruction storage positions  |
|----------------------------|---|
| Accumulator (A):           | A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.           |
| Temporary accumulator (T): | A16-bit register which performs arithmetic operations with the accumulator<br>When the instruction is an 8-bit data processing instruction, the lower byte is used. |
| Index register (IX):       | A16-bit register for index modification   |
| Extra pointer (EP):        | A16-bit pointer for indicating a memory address   |
| Stack pointer (SP):        | A16-bit register for indicating a stack area  |
| Program status (PS):       | A16-bit register for storing a register pointer, a condition code   |

| ◄ 16 bits → |                         | Initial value  |
|-------------|-------------------------|--|
| PC          | : Program counter       | FFFDH  |
| А           | : Accumulator           | Indeterminate  |
| Т           | : Temporary accumulator | Indeterminate  |
| IX          | : Index register        | Indeterminate  |
| EP          | : Extra pointer         | Indeterminate  |
| SP          | : Stack pointer         | Indeterminate  |
| PS          |                         | = 0, IL1, IL0 = 11<br>other bit values are indeterminate |

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.
- IL1, IL0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | IL0 | Interrupt level | High-low |
|-----|-----|-----------------|----------|
| 0   | 0   | 1               | High     |
| 0   | 1   |                 | f        |
| 1   | 0   | 2               |          |
| 1   | 1   | 3               | Low      |


- N-flag: Set to '1' if the MSB becomes to '1' as the result of an arithmetic operation. Cleared to '0' when the bit is cleared to '0'.
- Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.
- V-flag: Set to '1' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.
- C-flag: Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise.

Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89630R series. The bank currently in use is indicated by the register bank pointer (RP).



# ■ I/O MAP

| Address     | Read/write | Register name | Register description               |
|-------------|------------|---------------|------------------------------------|
| 00н         | (R/W)      | PDR0          | Port 0 data register               |
| 01н         | (W)        | DDR0          | Port 0 data direction register     |
| 02н         | (R/W)      | PDR1          | Port 1 data register               |
| 03н         | (W)        | DDR1          | Port 1 data direction register     |
| 04н         | (R/W)      | PDR2          | Port 2 data register               |
| 05н         | (W)        | BCTR          | External bus pin control register  |
| 06н         |            | Vac           | cancy                              |
| 07н         | (R/W)      | SYCC          | System clock control register      |
| 08н         | (R/W)      | STBC          | System clock control register      |
| 09н         | (R/W)      | WDTE          | Watchdog timer control register    |
| 0Ан         | (R/W)      | TBCR          | Timebase timer control register    |
| 0Вн         | (R/W)      | WPCR          | Watch prescaler control register   |
| 0Сн         | (R/W)      | CHG3          | Port 3 switching register          |
| 0Dн         | (R/W)      | PDR3          | Port 3 data register               |
| 0Ен         | (W)        | DDR3          | Port 3 data direction register     |
| 0Fн         | (R/W)      | PDR4          | Port 4 data register               |
| 10н         | (W)        | DDR4          | Port 4 data direction register     |
| 11н         | (R/W)      | BUZR          | Buzzer register                    |
| 12н         | (R/W)      | PDR5          | Port 5 data register               |
| 13н         | (R/W)      | PDR6          | Port 6 data register               |
| <b>14</b> H | (R)        | PDR7          | Port 7 data register               |
| 15н         | (R/W)      | PCR1          | PWC pulse width control register 1 |
| <b>16</b> н | (R/W)      | PCR2          | PWC pulse width control register 2 |
| 17н         | (R/W)      | RLBR          | PWC reload buffer register         |
| <b>18</b> ⊦ | (R/W)      | TMCR          | 16-bit timer control register      |
| <b>19</b> н | (R/W)      | TCHR          | 16-bit timer count register (H)    |
| 1Ан         | (R/W)      | TCLR          | 16-bit timer count register (L)    |
| 1Вн         |            | Vac           | cancy                              |
| 1Сн         | (R/W)      | SMR1          | Serial mode register               |
| 1Dн         | (R/W)      | SDR1          | Serial data register               |
| 1Eн         |            | Vac           | cancy                              |
| 1Fн         |            | Vac           | cancy                              |

| Address      | Read/write | Register name | Register description  |  |  |
|--------------|------------|---------------|---|--|--|
| 20н          | (R/W)      | ADC1          | A/D converter control register 1  |  |  |
| 21н          | (R/W)      | ADC2          | A/D converter control register 2  |  |  |
| 22н          | (R/W)      | ADDH          | A/D converter data register (H)   |  |  |
| 23н          | (R/W)      | ADDL          | A/D converter data register (L)   |  |  |
| 24н          | (R/W)      | EIC1          | External interrupt control register 1   |  |  |
| 25н          | (R/W)      | EIC2          | External interrupt control register 2   |  |  |
| 26н          |            | Vac           | cancy   |  |  |
| 27н          |            | Vac           | cancy   |  |  |
| 28н          | (R/W)      | CNTR1         | PWM timer control register 1  |  |  |
| 29н          | (R/W)      | CNTR2         | PWM timer control register 2  |  |  |
| 2Ан          | (R/W)      | CNTR3         | PWM timer control register 3  |  |  |
| 2Вн          | (W)        | COMR1         | PWM timer compare register 1  |  |  |
| 2Сн          | (W)        | COMR2         | PWM timer compare register 2  |  |  |
| 2Dн          | (R/W)      | SMC           | UART serial mode control register   |  |  |
| 2Ен          | (R/W)      | SRC           | UART serial rate control register   |  |  |
| 2 <b>F</b> н | (R/W)      | SSD           | UART serial status/data register  |  |  |
| 30н          | (R)<br>(W) | SIDR<br>SODR  | UART serial input data control register<br>UART serial output data control register |  |  |
| 31н to 7Вн   |            | Vac           | cancy   |  |  |
| 7Сн          | (VV)       | ILR1          | Interrupt level setting register 1  |  |  |
| 7Dн          | (VV)       | ILR2          | Interrupt level setting register 2  |  |  |
| 7Ен          | (VV)       | ILR3          | Interrupt level setting register 3  |  |  |
| 7 <b>F</b> н |            | Vac           | cancy   |  |  |

(Continued)

Note: Do not use vacancies.

# ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

| Deremeter                              | Symbol          | Va      | lue       | Unit | Remarks   |
|--|-----------------|---------|-----------|------|---|
| Parameter                              | Symbol          | Min.    | Max.      | Onit | Remarks   |
| Power supply voltage                   | Vcc             | Vss-0.3 | Vss + 7.0 | V    | *   |
| rower supply voltage                   | AVcc            | Vss-0.3 | Vss + 7.0 | V    | *   |
| A/D converter reference input voltage  | AVR             | Vss-0.3 | Vss + 7.0 | V    | AVR must not exceed<br>"AVcc + 0.3 V".                    |
|  | Vı              | Vss-0.3 | Vcc + 0.3 | V    | Except P50 to P53   |
| Input voltage                          | V <sub>12</sub> | Vss-0.3 | Vss + 7.0 | V    | P50 to P53  |
| Output voltage                         | Vo              | Vss-0.3 | Vcc + 0.3 | V    | Except P50 to P53   |
| Output voltage                         | V <sub>O2</sub> | Vss-0.3 | Vss + 7.0 | V    | P50 to P53  |
| "L" level maximum output current       | IOL             |         | 20        | mA   |   |
| "L" level average output current       | IOLAV           |         | 4         | mA   | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | ΣΙΟL            |         | 100       | mA   |   |
| "L" level total average output current | ΣΙοιαν          |         | 40        | mA   | Average value (operating current × operating rate)        |
| "H" level maximum output current       | Іон             |         | -20       | mA   |   |
| "H" level average output current       | Іонач           |         | -4        | mA   | Average value (operating current × operating rate)        |
| "H" level total maximum output current | ΣΙοн            |         | -50       | mA   |   |
| "H" level total average output current | ΣΙοήαν          |         | -20       | mA   | Average value (operating current × operating rate)        |
| Power consumption                      | PD              |         | 500       | mW   |   |
| Operating temperature                  | TA              | -40     | +85       | °C   |   |
| Storage temperature                    | Tstg            | -55     | +150      | °C   |   |

\* : Use AVcc and Vcc set at the same voltage.

Take care so that AV $_{CC}$  does not exceed V $_{CC}$ , such as when power is turned on.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

| Parameter                             | Symbol | Va   | lue  | Unit | Remarks  |
|---------------------------------------|--------|------|------|------|--|
| Farameter                             | Symbol | Min. | Max  | Unit | Remarks  |
|                                       | Vcc    | 2.2* | 6.0* | V    | Normal operation<br>assurance range*<br>MB89635R/636R/637R |
| Power supply voltage                  | VCC    | 2.7* | 6.0* | V    | Normal operation<br>assurance range*<br>MB89PV630/P637     |
|                                       | AVcc   | 1.5  | 6.0  | V    | Retains the RAM state in stop mode                         |
| A/D converter reference input voltage | AVR    | 3.0  | AVcc | V    |  |
| Operating temperature                 | TA     | -40  | +85  | °C   |  |

\* : These values vary with the operating frequency, instruction cycle, and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics".




Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F<sub>CH</sub>. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

### 3. DC Characteristics

|  | (AVcc = Vcc = 5.0  V,  AVss = Vss = 0.0 |  |                  |         |       |           | V, Ta | = −40°C to +85°C)                      |
|--|---|--|------------------|---------|-------|-----------|-------|--|
| Parameter  | Symbol                                  | Pin name   | Condition        |         | Value |           | Unit  | Remarks                                |
|  | Cymbol                                  | T in name  | Condition        | Min.    | Тур.  | Max.      | 0     | Remarks                                |
|  | VIH1                                    | P00 to P07, P10 to P17,<br>P22, P23, P31, P34,<br>P37, P41, P43,<br>P51 to P53                             |                  | 0.7 Vcc |       | Vcc + 0.3 | V     | P51 to P53<br>with pull-up<br>resistor |
| "H" level input  | Vih2                                    | P51 to P53   |                  | 0.7 Vcc |       | Vss + 6.0 | V     | Without pull-up<br>resistor            |
| voltage  | Vihs                                    | RST, MOD0, MOD1,<br>P30, P32, P33, P35,<br>P36, P40, P42,P50,<br>P72 to P74                                |                  | 0.8 Vcc | _     | Vcc + 0.3 | V     | P50 with<br>pull-up resistor           |
|  | Vihs2                                   | P50, P70, P71  |                  | 0.8 Vcc |       | Vss + 6.0 | V     | Without pull-up<br>resistor            |
|  | VIL                                     | P00 to P07, P10 to P17,<br>P22, P23, P31, P34,<br>P37, P41, P43  |                  | Vss-0.3 |       | 0.3 Vcc   | V     |  |
| "L" level input<br>voltage                                   | Vils                                    | P30, P32, P33, P35,<br>P36, P40, P42,<br>P50 to P53,<br><u>P70</u> to P74,<br>RST,<br>MOD0, MOD1           |                  | Vss-0.3 | _     | 0.2 Vcc   | V     |  |
| Open-drain<br>output pin<br>application<br>voltage           | Vd                                      | P50 to P53   |                  | Vss-0.3 |       | Vss + 6.0 | V     |  |
| "H" level output<br>voltage                                  | Vон                                     | P00 to P07, P10 to P17,<br>P20 to P27, P30 to P37,<br>P40 to P43   | Іон = -2.0 mA    | 4.0     |       |           | V     |  |
| "L" level output<br>voltage                                  | Vol                                     | P00 to P07, P10 to P17,<br>P20 to P27, P30 to P37,<br>P40 to P43, P50 to P53,<br>P60 to P67, RST           | lo∟= 4.0 mA      |         |       | 0.4       | V     |  |
| Input leakage<br>current<br>(Hi-z output<br>leakage current) | lu                                      | P00 to P07, P10 to P17,<br>P20 to P23, P30 to P37,<br>P40 to P43, P50 to P53,<br>P70 to P74,<br>MOD0, MOD1 | 0.0 V < VI < Vcc |         | —     | ±5        | μΑ    | Without pull-up<br>resistor            |

 $(AV_{CC} = V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

| Demonstern                            |          | D'   |                           |  |      | Value |      | Remarks |                                  |
|---------------------------------------|----------|--|---------------------------|--|------|-------|------|---------|----------------------------------|
| Parameter Symbol                      | Pin name |  | Condition                 | Min.   | Тур. | Max.  | Unit |         |                                  |
| Pull-up<br>resistance                 | Rpull    | P00 to P07, P10 to P17,<br>P30 to P37, P40 to P43,<br>P50 to P53, P72 to P74 | Vı =                      | 0.0 V  | 25   | 50    | 100  | kΩ      | With pull-up resistor            |
|                                       | Icc1     |  | Vcc                       | = 10 MHz<br>= 5.0 V<br>²= 0.4 μs   | _    | 12    | 20   | mA      |                                  |
| lco                                   | Icc2     |  | Vcc                       | = 10 MHz<br>= 3.0 V  | _    | 1.0   | 2    | mA      | MB89635R/<br>636R/637R/<br>PV630 |
|                                       |          |  | Linst <sup>2</sup>        | <sup>2</sup> = 6.4 μs  | —    | 1.5   | 2.5  | mA      | MB89P637                         |
|                                       | Iccs1    |  | node                      | $F_{CH} = 10 \text{ MHz}$<br>$V_{CC} = 5.0 \text{ V}$<br>$t_{inst}^{*2} = 0.4 \mu\text{s}$ | _    | 3     | 7    | mA      |                                  |
|                                       | Iccs2    |  | Sleep mode                | FcH = 10 MHz<br>Vcc = 3.0 V<br>t <sub>inst<sup>*2</sup></sub> = 6.4 μs                     | _    | 0.5   | 1.5  | mA      |                                  |
|                                       | lcc∟     |  | Vcc                       | = 32.768 kHz,<br>= 3.0 V   | _    | 50    | 100  | μA      | MB89635R/<br>636R/637R/<br>PV630 |
| Power supply<br>current <sup>*1</sup> |          | Vcc  | Subclock mode             |  | —    | 500   | 700  | μA      | MB89P637                         |
|                                       | lcc∟s    | -  | Vcc                       | = 32.768 kHz,<br>= 3.0 V<br>oclock sleep<br>de   | _    | 25    | 50   | μA      |                                  |
|                                       | Ісст     |  | Vcc<br>• Wa<br>• Ma<br>mo | = 32.768 kHz,<br>= 3.0 V<br>atch mode<br>ain clock stop<br>ode at dual-<br>ick system      | _    | 3     | 15   | μΑ      |                                  |
|                                       | Іссн     |  | • Su<br>ma<br>• Ma<br>ma  | = +25°C<br>Ibclock stop<br>ode<br>ain clock stop<br>ode at single-<br>ick system           | —    | _     | 1    | μΑ      |                                  |

 $(AV_{CC} = V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ }T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

(Continued)

|                       |  | $T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C$ |
|-----------------------|--|---|
| AV cc = V cc = 5 U V  | AV = 22V = | $1 = -40^{\circ}$ , to $+85^{\circ}$ .          |
| (7.000 - 0.00 - 0.00) | , 1000 - 000 - 0.0   |   |

| Deremeter                             | Symbol Din nome | Condition                              | Value   |      |      | Unit | Remarks |         |
|---------------------------------------|-----------------|--|---|------|------|------|---------|---------|
| Parameter                             | Symbol          | Pin name                               | Condition   | Min. | Тур. | Max. | Unit    | Remarks |
| Power supply<br>current <sup>*1</sup> | IA              |  | $F_{CH} = 10 \text{ MHz},$<br>when A/D<br>conversion<br>operates.                           | _    | 6    |      | mA      |         |
|                                       | Іан             | AVcc                                   | $F_{CH} = 10 \text{ MHz},$<br>$T_A = +25^{\circ}C,$<br>when A/D<br>conversion in<br>a stop. |      |      | 1    | μΑ      |         |
| Input capacitance                     | CIN             | Other than AVcc,<br>AVss, Vcc, and Vss | f = 1 MHz   |      | 10   |      | pF      |         |

\*1: The power supply current is measured at the external clock.

In the case of the MB89PV630, the current consumed by the connected EPROM and ICE is not counted.


\*2: For information on t<sub>inst</sub>, see "(4) Instruction Cycle" in "4. AC Characteristics".

#### 4. AC Characteristics

#### (1) Reset Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ } T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 


| Parameter           | Symbol        | Condition | Valu             | ue   | Unit | Remarks     |
|---------------------|---------------|-----------|------------------|------|------|-------------|
| Farameter           | Symbol        | Condition | Min.             | Max. |      | ITEIIIdi KS |
| RST "L" pulse width | <b>t</b> zlzh |           | <b>48 t</b> нсү∟ |      | ns   |             |



#### (2) Specification for Power-on Reset

 $(AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +85^{\circ}C)$ Value Condition Parameter Symbol Unit Remarks Min. Max. Power supply rising time 50 ms Power-on reset function only tĸ \_\_\_\_\_ Min. interval time for the next Power supply cut-off time 1 toff \_\_\_\_ ms power-on reset


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




#### (3) Clock Timing

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 

| Parameter                           | Symbol                             | Pin name | Condition | Value |        |      | Unit | Remarks        |
|-------------------------------------|------------------------------------|----------|-----------|-------|--------|------|------|----------------|
|                                     |                                    |          |           | Min.  | Тур.   | Max. | Unit | Remarks        |
| Clock frequency                     | Fсн                                | X0, X1   |           | 1     | —      | 10   | MHz  |                |
|                                     | Fc∟                                | X0A, X1A |           | _     | 32.768 |      | kHz  |                |
| Clock cycle time                    | <b>t</b> HCYL                      | X0, X1   |           | 100   | —      | 1000 | ns   |                |
|                                     | <b>t</b> LCYL                      | X0A, X1A |           | _     | 30.5   | _    | μs   |                |
| Input clock pulse width             | P <sub>WH</sub><br>P <sub>WL</sub> | X0       |           | 20    | _      | _    | ns   | External clock |
|                                     | Pwlh<br>Pwll                       | X0A      |           | _     | 15.2   | _    | μs   | External clock |
| Input clock rising/<br>falling time | tcr<br>tcf                         | X0       |           |       | _      | 10   | ns   | External clock |





#### (4) Instruction Cycle

| Parameter                                     | Symbol | Value (typical)              | Unit | Remarks   |  |  |
|---|--------|------------------------------|------|---|--|--|
| Instruction cycle<br>(minimum execution time) | tinst  | 4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн | μs   | (4/F <sub>CH</sub> ) t <sub>inst</sub> = 0.4 $\mu$ s, operating at F <sub>CH</sub> = 10 MHz |  |  |
|   |        | 2/FcL                        | μs   | $t_{inst} = 61.036 \ \mu s$ , operating at $F_{CL} = 32.768 \ kHz$                          |  |  |


Note: Operating at 10 MHz, the cycle varies with the set execution time.

#### (5) Clock Output Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

| Parameter                         | Symbol        | Pin<br>name | Condition | Va                              | Unit                    | Remarks |          |
|-----------------------------------|---------------|-------------|-----------|---------------------------------|-------------------------|---------|----------|
|                                   |               |             |           | Min.                            | Max.                    | Unit    | itemarks |
| Cycle time                        | tcyc          | CLK         |           | 1/2 tinst*                      | —                       | μs      |          |
| $CLK \uparrow \to CLK \downarrow$ | <b>t</b> CHCL | CLK         |           | 1/4 t <sub>inst</sub> * – 70 ns | 1/4 t <sub>inst</sub> * | μs      |          |

\* : For information on tinst, see "(4) Instruction Cycle".




### (6) Bus Read Timing

|  | +             | ( V                                | $cc = 5.0 V \pm 10$ | 0%, 10 MHz, AVs                | ss = vss = 0.0 v, | IA = -4 | 10°C 10 +65°C) |
|--|---------------|------------------------------------|---------------------|--------------------------------|-------------------|---------|----------------|
| Parameter  | Symbol        | Pin name                           | Condition           | Val                            | ue                | Unit    | Remarks        |
| Falameter  | Symbol        | Fininame                           | Condition           | Min.                           | Max.              | Unit    | itemaiks       |
| Valid address $\rightarrow \overline{RD} \downarrow$ time                        | <b>t</b> avrl | RD, A15 to A08,<br>AD7 to AD0      |                     | 1/4 t <sub>inst</sub> *– 64 ns | —                 | μs      |                |
| RD pulse width   | <b>t</b> rlrh | RD                                 |                     | 1/2 t <sub>inst</sub> *– 20 ns | —                 | μs      |                |
| Valid address $\rightarrow$ data read time                                       | tavdv         | AD7 to AD0,<br>A15 to A08          |                     | 1/2 t <sub>inst</sub> *        | 200               | μs      | No wait        |
| $\overline{RD} \downarrow \rightarrow data \ read \ time$                        | <b>t</b> RLDV | RD, AD7 to AD0                     |                     | 1/2 t <sub>inst</sub> *– 80 ns | 120               | μs      | No wait        |
| $\overline{RD} \uparrow \rightarrow$ data hold time                              | <b>t</b> RHDX | AD7 to AD0,<br>RD                  | -                   | 0                              | _                 | μs      |                |
| $\overline{RD} \uparrow \rightarrow ALE \uparrow time$                           | <b>t</b> RHLH | RD, ALE                            | —                   | 1/4 t <sub>inst</sub> *– 40 ns |                   | μs      |                |
| $\overline{RD} \uparrow \rightarrow address  loss time$                          | <b>t</b> rhax | RD, A15 to A08                     |                     | 1/4 t <sub>inst</sub> *– 40 ns | —                 | μs      |                |
| $\overline{RD} \downarrow \rightarrow CLK \uparrow time$                         | <b>t</b> rlch | RD, CLK                            |                     | 1/4 t <sub>inst</sub> *– 40 ns | —                 | μs      |                |
| $CLK \downarrow \rightarrow \overline{RD} \uparrow time$                         | <b>t</b> clrh | KD, CLK                            |                     | 0                              | —                 | ns      |                |
| $\overline{RD} \downarrow \rightarrow BUFC \downarrow time$                      | <b>t</b> rlbl | RD, BUFC                           |                     | -5                             | —                 | μs      |                |
| $\begin{array}{l} BUFC \uparrow \rightarrow valid \ address \\ time \end{array}$ | <b>t</b> bhav | A15 to A08,<br>AD7 to AD0,<br>BUFC |                     | 5                              |                   | μs      |                |

(Vcc = 5.0 V $\pm$ 10%, 10 MHz, AVss = Vss= 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\* : For information on tinst, see "(4) Instruction Cycle".




### (7) Bus Write Timing

| Demonstern  | O week of     | Symbol Din nome   |           | Value                              |      |      |         |
|---|---------------|-------------------|-----------|------------------------------------|------|------|---------|
| Parameter   | Symbol        | Pin name          | Condition | Min.                               | Max. | Unit | Remarks |
| Valid address $\rightarrow$ ALE $\downarrow$ time         | tavll         | AD7 to AD0,       |           | 1/4 t <sub>inst</sub> *1-64 ns*2   | _    | μs   |         |
| ALE $\downarrow$ time $\rightarrow$ address loss time     | tllax         | ALE<br>A15 to A08 |           | 5                                  | —    | ns   |         |
| Valid address $\rightarrow \overline{WR} \downarrow time$ | tavwl         | WR, ALE           |           | 1/4 t <sub>inst</sub> *1-60 ns*2   | _    | μs   |         |
| WR pulse width  | <b>t</b> wlwh | WR                |           | 1/2 t <sub>inst</sub> *1 – 20 ns*2 |      | μs   |         |
| Write data $\rightarrow \overline{WR} \uparrow$ time      | tovwн         | AD7 to AD0, WR    |           | 1/2 t <sub>inst</sub> *1-60 ns*2   | _    | μs   |         |
| $\overline{WR} \uparrow \rightarrow address  loss time$   | <b>t</b> whax | WR, A15 to A08    |           | 1/4 t <sub>inst</sub> *1-40 ns*2   | _    | μs   |         |
| $\overline{WR} \uparrow \rightarrow data  hold time$      | <b>t</b> whdx | AD7 to AD0, WR    |           | 1/4 t <sub>inst</sub> *1-40 ns*2   | _    | μs   |         |
| $\overline{WR} \uparrow \rightarrow ALE \uparrow time$    | twнLн         | WR, ALE           |           | 1/4 t <sub>inst</sub> *1-40 ns*2   | _    | μs   |         |
| $\overline{WR} \downarrow \rightarrow CLK \uparrow time$  | twlcн         | WR, CLK           |           | 1/4 t <sub>inst</sub> *1-40 ns*2   | _    | μs   |         |
| $CLK \downarrow \rightarrow \overline{WR} \uparrow time$  | tclwh         | WIN, ULN          |           | 0                                  | _    | ns   |         |
| ALE pulse width   | <b>t</b> lhll | ALE               |           | 1/4 t <sub>inst</sub> *1-35 ns*2   |      | μs   |         |
| $ALE \downarrow \rightarrow CLK \uparrow time$            | <b>t</b> llch | ALE,CLK           |           | 1/4 t <sub>inst</sub> *1-30 ns*2   |      | μs   |         |

(Vcc = 5.0 V $\pm$ 10%, FcH = 10 MHz, AVss = Vss= 0.0 V, TA = -40°C to +85°C)

\*1: For information on tinst, see "(4) Instruction Cycle".


\*2: This characteristics are also applicable to the bus read timing.



### (8) Ready Input Timing

| (Vcc = 5.0 V±10%, FcH = 10 MHz, AVss = Vss= 0.0 V, TA = -40°C to +85°C) |               |                    |           |      |      |         |            |
|---|---------------|--------------------|-----------|------|------|---------|------------|
| Parameter Symbol  | Pin name C    | Pin name Condition | Value     |      | Unit | Remarks |            |
|   | Symbol        |                    | Condition | Min. | Max. | Unit    | Neillai KS |
| RDY valid $\rightarrow$ CLK $\uparrow$ time                             | tуусн         | RDY, CLK           |           | 60   | _    | ns      | *          |
| $CLK \uparrow \rightarrow RDY$ loss time                                | <b>t</b> снух | KDI, CER           |           | 0    | _    | ns      | *          |

\* : This characteristics are also applicable to the read cycle.




### (9) Serial I/O Timing

| Deremeter  | Symbol Pin name ( |                                     | Condition            | Value                   |      | Unit | Remarks   |
|--|-------------------|-------------------------------------|----------------------|-------------------------|------|------|-----------|
| Parameter  | Symbol            | Pin name                            | Condition            | Min.                    | Max. | Unit | Rellidiks |
| Serial clock cycle time  | tscyc             | SCK1, UCK1,<br>UCK2                 |                      | 2 tinst*                | _    | μs   |           |
| $\begin{array}{l} SCK1 \downarrow \to SO1 \text{ time} \\ UCK1 \downarrow \to UO1 \text{ time} \\ UCK2 \downarrow \to UO2 \text{ time} \end{array}$  | tslov             | SCK1, SO1<br>UCK1, UO1<br>UCK2, UO2 | Internal             | -200                    | 200  | ns   |           |
| Valid SI1 → SCK1 $\uparrow$<br>Valid UI1 → UCK1 $\uparrow$<br>Valid UI2 → UCK2 $\uparrow$  | tıvsн             | SI1, SCK1<br>UI1, UCK1<br>UI2, UCK2 | shift clock<br>mode  | 1/2 t <sub>inst</sub> * | _    | μs   |           |
| $\begin{array}{l} SCK1 \uparrow \to valid \ SI1 \ hold \ time \\ UCK1 \uparrow \to valid \ UI1 \ hold \ time \\ UCK2 \uparrow \to valid \ UI2 \ hold \ time \end{array}$                               | tsнıx             | SCK1, SI1<br>UCK1, UI1<br>UCK2, UI2 |                      | 1/2 t <sub>inst</sub> * | _    | μs   |           |
| Serial clock "H" pulse width   | <b>t</b> shsl     | SCK1, UCK1,<br>UCK2                 |                      | 1 tinst*                | _    | μs   |           |
| Serial clock "L" pulse width   | <b>t</b> slsh     | SCK1, UCK1,<br>UCK2                 |                      | 1 tinst*                | —    | μs   |           |
| $\begin{array}{l} SCK1 \downarrow \to SO1 \text{ time} \\ UCK1 \downarrow \to UO1 \text{ time} \\ UCK2 \downarrow \to UO2 \text{ time} \end{array}$  | ts∟ov             | SCK1, SO1<br>UCK1, UO1<br>UCK2, UO2 | External shift clock | 0                       | 200  | ns   |           |
| Valid SI1 → SCK1 $\uparrow$<br>Valid UI1 → UCK1 $\uparrow$<br>Valid UI2 → UCK2 $\uparrow$  | tıvsн             | SI1, SCK1<br>UI1, UCK1<br>UI2, UCK2 | mode                 | 1/2 t <sub>inst</sub> * | _    | μs   |           |
| $\begin{array}{l} SCK1 \downarrow \rightarrow valid \ SI1 \ hold \ time \\ UCK1 \downarrow \rightarrow valid \ UI1 \ hold \ time \\ UCK2 \downarrow \rightarrow valid \ UI2 \ hold \ time \end{array}$ | tsнıx             | SCK1, SI1<br>UCK1, UI1<br>UCK2, UI2 |                      | 1/2 t <sub>inst</sub> * |      | μs   |           |

(Vcc = 5.0 V $\pm$ 10%, FcH = 10 MHz, AVss = Vss= 0.0 V, TA = -40°C to +85°C)

\* : For information on tinst, see "(4) Instruction Cycle".




### (10) Peripheral Input Timing

|                                    |        | (vcc = 3.0 v±10      | 70, AV 55 –           | vss – 0.0 | , IA – | -40°C to +85°C) |
|------------------------------------|--------|----------------------|-----------------------|-----------|--------|-----------------|
| Parameter                          | Symbol | Pin name             | Value                 |           | Unit   | Remarks         |
| Farameter                          | Symbol | Fin name             | Min.                  | Max.      | Unit   | Remarks         |
| Peripheral input "H" pulse width 1 | tilih1 | PWC, INT0 to INT3,EC | 2 tinst*              | _         | μs     |                 |
| Peripheral input "L" pulse width 1 | tiHiL1 |                      | 2 tinst*              |           | μs     |                 |
| Peripheral input "H" pulse width 2 | tilih2 | ADST                 | 2 <sup>8</sup> tinst* | _         | μs     | A/D mode        |
| Peripheral input "L" pulse width 2 | tihil2 | ADST                 | 2 <sup>8</sup> tinst* | _         | μs     | A/D mode        |
| Peripheral input "H" pulse width 3 | tiliнз | ADST                 | 2 <sup>8</sup> tinst* |           | μs     | Sense mode      |
| Peripheral input "L" pulse width 3 | tініlз |                      | 2 <sup>8</sup> tinst* |           | μs     | Sense mode      |

### (Vcc = 5.0 V $\pm$ 10%, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

\* : For information on  $t_{inst}$ , see "(4) Instruction Cycle".



### 5. A/D Converter Electrical Characteristics

| (AVcc = Vcc = 3.5 V to 6.0 V, FcH = 10 MHz, AVss = Vss = 0.0 V, TA = -40°C to +85°C) |        |               |                |                |                |      |                       |
|--|--------|---------------|----------------|----------------|----------------|------|-----------------------|
| Parameter  | Symbol | Pin           |                | Value          |                | Unit | Remarks               |
| rarameter  | Symbol | name          | Min.           | Тур.           | Max.           | Unit | itemai ka             |
| Resolution   |        |               |                |                | 10             | bit  |                       |
| Linearity error  | -      |               |                | —              | ±2.0           | LSB  |                       |
| Differential linearity error   |        |               |                |                | ±1.5           | LSB  |                       |
| Total error  |        |               |                |                | ±3.0           | LSB  | At AVcc = Vcc         |
| Zero transition voltage  | Vот    | AN0 to        | AVss – 1.5 LSB | AVss + 0.5 LSB | AVss + 2.5 LSB | V    |                       |
| Full-scale transition voltage  | Vfst   | ANO IO<br>AN7 | AVR – 3.5 LSB  | AVR – 1.5 LSB  | AVR + 0.5 LSB  | V    |                       |
| Interchannel disparity   |        |               |                |                | 4              | LSB  |                       |
| A/D mode conversion time   | ] —    | _             |                | 13.2           |                | μs   | At 10 MHz oscillation |
| Analog port input current  | lain   | AN0 to        |                |                | 10             | μA   |                       |
| Analog input voltage   |        | AN7           | 0.0            |                | AVR            | V    |                       |
| Reference voltage  |        |               | 0.0            | —              | AVcc           | V    |                       |
| Reference voltage supply current   | Ir     | 1 —           | _              | 200            |                | μA   | AVR = 5.0 V           |

### 6. A/D Converter Glossary

Resolution


Analog changes that are identifiable with the A/D converter

Linearity error


The deviation of the straight line connecting the zero transition point ("00 0000 0000"  $\leftrightarrow$  "00 0000 0001") with the full-scale transition point ("11 1111 1110"  $\leftrightarrow$  "11 1111 1111") from actual conversion characteristics

- Differential linearity error
   The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB)

The difference between theoretical and actual conversion values caused by the zero transition error, full-scale transition error, linearity error, quantization error, and noise




(Continued)



### 7. Notes on Using A/D Converter

#### · Input impedance of the analog input pins

The output impedance of the external circuit for the analog input must satisfy the following conditions. If the output impedance of the external circuit is too high, an analog voltage sampling time might be insufficient (sampling time = 6  $\mu$ s at 10 MHz oscillation.) Therefore, it is recommended to keep the output impedance of the external circuit below 10 k $\Omega$ .




#### • Error


The smaller the | AVR-AVss |, the greater the error would become relatively.

### ■ CHARACTERISTICS EXAMPLE


### (1) "L" Level Output Voltage




#### (2) "H" Level Output Voltage




### (3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




#### (4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)




#### (5) Power Supply Current (External Clock)



### (Continued)



### (6) Pull-up Resistance



### ■ MASK OPTIONS


| No. | Part number   | MB89635R<br>MB89636R<br>MB89637R    | MB89P637                  | MB89PV630   |
|-----|---|-------------------------------------|---------------------------|---|
| 10. | Specifying procedure  | Specify when<br>ordering<br>masking | Set with EPROM programmer | Setting not possible  |
| 1   | Pull-up resistors<br>P00 to P07, P10 to P17,<br>P30 to P37, P40 to P43,<br>P50 to P53, P72 to P74   | Selectable by pin                   | Can be set per pin*       | Fixed to "without pull-up resistor"                                   |
| 2   | Power-on reset selection<br>With power-on reset<br>Without power-on reset   | Selectable                          | Setting possible          | Fixed to "with power-on reset"  |
| 3   | Selection of the main clock<br>oscillation stabilization time<br>(at 10 MHz)<br>2 <sup>18</sup> /Fcн (Approx. 26.2 ms)<br>2 <sup>17</sup> /Fcн (Approx. 13.1 ms)<br>2 <sup>14</sup> /Fcн (Approx. 1.6 ms)<br>2 <sup>4</sup> /Fcн (Approx. 1.6 μs)<br>Fcн : Main clock frequency | Selectable                          | Setting possible          | Fixed to 2 <sup>18</sup> /Fсн<br>(Approx. 26.2 ms)                    |
| 4   | Reset pin output<br>Reset output provided<br>No reset output  | Selectable                          | Setting possible          | Fixed to "with reset output"  |
| 5   | Single/dual-clock system option<br>Single clock<br>Dual clock   | Selectable                          | Setting possible          | MB89PV630-101 Single-clock system<br>MB89PV630-102 Dual-clock systems |


\* : For P50 to P53, fixed to "Without pull-up resistor."

## ■ ORDERING INFORMATION


| Part number  | Package                                | Remarks |
|--|--|---------|
| MB89635RP-SH<br>MB89636RP-SH<br>MB89637RP-SH<br>MB89P637P-SH | 64-pin Plastic SH-DIP<br>(DIP-64P-M01) |         |
| MB89635RPF<br>MB89636RPF<br>MB89637RPF<br>MB89P637PF         | 64-pin Plastic QFP<br>(FPT-64P-M06)    |         |
| MB89635RPMC<br>MB89636RPMC<br>MB89637RPMC                    | 64-pin Plastic QFP<br>(FPT-64P-M23)    |         |
| MB89PV630-101CF<br>MB89PV630-102CF                           | 64-pin Ceramic MQFP<br>(MQP-64C-P01)   |         |
| MB89PV630-101C<br>MB89PV630-102C                             | 64-pin Ceramic MDIP<br>(MDP-64C-P02)   |         |


### ■ PACKAGE DIMENSIONS






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/








Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


| 64-pin ceramic MQFP | Lead pitch               | 1.00 mm  |
|---------------------|--------------------------|----------|
| STATE SEC           | Lead shape               | Straight |
|                     | Motherboard<br>material  | Ceramic  |
|                     | Mounted package material | Plastic  |
|                     |                          |          |
|                     |                          |          |
| (MQP-64C-P01)       |                          |          |




Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/



#### (Continued)







Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/


### ■ MAIN CHANGES IN THIS EDITION

| Page | Section        | Change Results                                       |
|------|----------------|--|
| 49   | ■ MASK OPTIONS | Changed the explanation for "*" in "■ MASK OPTIONS". |

The vertical lines marked in the left side of the page show the changes.







## FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan Tel: +81-3-5322-3329 http://jp.fujitsu.com/fml/en/

For further information please contact:

#### North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.