

**General Description**


The DSC2041FI1-F0025 is a programmable, high performance dual output oscillator utilizing Microchip's proven silicon MEMS technology to provide excellent jitter and stability while incorporating additional device functionality. The Two outputs are controlled by separate supply voltages to allow for independent voltage level control. The frequencies of the outputs can be identical or independently derived from a common PLL frequency source.

The DSC2041FI1-F0025 has provision for up to eight user-defined pre-programmed, pin-selectable output frequency combinations. DSC2041FI1-F0025 is also equipped with independent pin-selectable output drive strength for LVC MOS output to reduce EMI and noise.

**Applications**

- Consumer Electronics
- Storage Area Networks
  - SATA, SAS, Fibre Channel
- Passive Optical Networks
  - EPON, 10G-EPON, GPON, 10G-GPON
- Ethernet
  - 1G, 10GBASE-T/KR/LR/SR, and FCoE
- HD/SD/SDI Video & Surveillance
- PCI Express
- Automotive

**Block Diagram**




ClockWorks is a registered trademark of Microchip Technology Inc.

## Ordering Information

Ordering Part Number	Industrial Temperature Range	Shipping	Package
DSC2041FI1-F0025	-40°C to +85°C	Tube	14-pin 3.2mm x 2.5mm QFN
DSC2041FI1-F0025T	-40°C to +85°C	Tape and Reel	14-pin 3.2mm x 2.5mm QFN

Devices are Green and RoHS compliant. Sample material may have only a partial top mark.

## Pin Configuration



14-pin 3.2mm x 2.5mm QFN

## Pin Description

Pin Number	Pin Name	Pin Type	Pin Function
1	OE	I	Enables outputs when high and disables outputs when low
2	NC		Leave unconnected or connect to ground
3	OS0	I	Least significant bit for output drive strength selection for LVCMOS, see Table 1 for details
4	GND	PWR	Ground
5	FS0	I	Least significant bit for frequency selection, see Table 2 for details
6	FS1	I	Middle bit for frequency selection, see Table 2 for details
7	FS2	I	Most significant bit for frequency selection, see Table 2 for details
8	CLK1+	O	Positive HCSL output
9	CLK1-	O	Negative HCSL output
10	OS1	I	Middle bit for output drive strength selection for LVCMOS, see Table 1 for details
11	CLK2	O	LVCMOS output
12	VDD2	PWR	Power supply for LVCMOS output CLK2, 1.65V to 3.6V ( $VDD2 \leq VDD$ )
13	VDD	PWR	Power supply
14	OS2	I	Most significant bit for output drive strength selection for LVCMOS, see Table 1 for details

## Operational Description

The DSC2041FI1-F0025 is a dual oscillator with an HCSL output and an LVC MOS output. The device consists of a MEMS resonator and a supporting PLL IC. The two outputs are generated through independent 8-bit programmable dividers from the output of the internal PLL. Two constraints are imposed on the output frequencies: 1)  $f_2 = M \times f_1 / N$ , where M and N are even integers between 4 and 254, 2)  $1.2\text{GHz} < N \times f_2 < 1.7\text{GHz}$ .

The actual frequencies output by DSC2041FI1-F0025 are controlled by an internal pre-programmed memory (OTP). This memory stores all coefficients required by the PLL for up to eight different frequency combinations. Three control pins (FS0 - FS2) select the output frequency combination.

The DSC2041FI1-F0025 provides control of the output voltage levels of the LVC MOS output.

VDD2 (pin 12) sets the high voltage level of CLK2. VDD2 must be equal to or less than VDD at all times to insure proper operation. VDD2 can be as low as 1.65V. When OE (pin 1) is floated or connected to VDD, DSC2041FI1-F0025 is in operational mode. Driving OE to ground will tri-state both output drivers (hi-impedance mode).

The DSC2041FI1-F0025 has programmable output drive strength for LVC MOS output. Using three control pins (OS0 - OS2), the drive strength for LVC MOS output (CLK2) can be adjusted to match circuit board impedances to reduce power supply noise, overshoot/undershoot and EMI.

Table 1 displays typical rise / fall times for the output with a 15pF load capacitance as a function of these control pins at VDD = 3.3V and room temperature.

	Output Drive Strength Bits [OS2, OS1, OS0] - Default is [111]							
	000	001	010	011	100	101	110	<b>111</b>
tr (ns)	2.1	1.7	1.6	1.4	1.3	1.3	1.2	<b>1.1</b>
tf (ns)	2.5	2.4	2.4	2	1.8	1.6	1.3	<b>1.3</b>

Table 1. Rise/Fall Times for Drive Strengths

## Output Clock Frequencies

Frequency select bits are weakly tied high so if left unconnected the default setting will be [111] and the device will output the associated frequency highlighted in bold.

Freq (MHz)	Freq Select Bits [FS2, FS1, FS0] - Default is [111]							
	000	001	010	011	100	101	110	<b>111</b>
CLK1	NA	NA	NA	NA	NA	NA	NA	<b>100</b>
CLK2	NA	NA	NA	NA	NA	NA	NA	<b>50</b>

Table 2. Pin-Selectable Output Frequencies

## Absolute Maximum Ratings

Item	Min.	Max.	Units	Condition
Supply Voltage	-0.3	+4.0	V	
Input Voltage	-0.3	VDD + 0.3	V	
Junction Temp	-	+150	°C	
Storage Temp	-55	+150	°C	
Soldering Temp	-	+260	°C	40sec max.
ESD				
HBM		4000	V	
MM		400		
CDM		1500		

1000+ years of data retention on internal memory

**Specifications** (Unless specified otherwise: T = 25°C, max LVCMOS drive strength)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Units
Supply Voltage <sup>1</sup>	VDD		2.25		3.6	V
Supply Current	IDD	OE pin low - output is disabled		21	23	mA
Supply Current <sup>2</sup>	IDD	OE pin high - outputs are enabled HCSLL: RL = 50Ohms, F01 = 125MHz LVCMOS: CL = 15pF, F02 = 75MHz		49		mA
Frequency Stability	$\Delta F$	Includes frequency variation due to initial tolerance, temp. and power supply voltage			$\pm 50$	ppm
Aging	$\Delta F$	First year (@ 25°C)			$\pm 5$	ppm
Startup Time <sup>3</sup>	tSU	T = 25°C			5	ms
Input Logic Levels Input Logic High Input Logic Low	VIH VIL		0.75 x VDD -		- 0.25 x VDD	V
Output Disable Time <sup>4</sup>	tDA				5	ns
Output Enable Time	tEN				20	ns
Pull-Up Resistor <sup>2</sup>		Pull-up exists on all digital IO		40		kOhms
<b>HCSL Output</b>						
Output Logic Levels Output Logic High Output Logic Low	VOH VOL	RL = 50Ohms	0.725 -		- 0.1	V
Pk to Pk Output Swing		Single-Ended		750		mV
Output Transition Time <sup>4</sup> Rise Time Fall Time	tR tF	20% to 80% RL = 50Ohms, CL = 2pF	200		400	ps
Frequency	CLK1	[FS2, FS1, FS0] = [1, 1, 1]		100		MHz
Output Duty Cycle	SYM	Differential	48		52	%
Period Jitter <sup>5</sup>	JPER	F01 = F02 = 156.25MHz		2.8		psRMS
Integrated Phase Noise	JPH	200kHz to 20MHz @ 156.25MHz 100kHz to 20MHz @ 156.25MHz 12kHz to 20MHz @ 156.25MHz		0.25 0.37 1.7	2	psRMS
<b>LVCMOS Output</b>						
Output Logic Levels Output Logic High Output Logic Low	VOH VOL	I = $\pm 6$ mA	0.9 x VDD -		- 0.1 x VDD	V
Output Transition Time <sup>4</sup> Rise Time Fall Time	tR tF	20% to 80% CL = 15pF		1.1 1.3	2 2	ns
Frequency	CLK2	[FS2, FS1, FS0] = [1, 1, 1]		50		MHz
Output Duty Cycle	SYM		45		55	%
Period Jitter <sup>5</sup>	JPER	F01 = F02 = 125MHz		3		psRMS
Integrated Phase Noise	JPH	200kHz to 20MHz @ 125MHz 100kHz to 20MHz @ 125MHz 12kHz to 20MHz @ 125MHz		0.3 0.38 1.7	2	psRMS

1. Pin 12 VDD2, and pin 13 VDD should be filtered with 0.1uF capacitors.

2. Output is enabled if OE pin is floated or not connected.

3. tSU is time to 100ppm stable output frequency after VDD is applied and outputs are enabled.

4. Output Waveform and Test Circuit figures below define the parameters.

5. Period Jitter includes crosstalk from adjacent output.

**Nominal Performance Parameters** (Unless specified otherwise: T = 25°C, VDD = 3.3V)




Figure 1. HCSL Phase Jitter (integrated phase noise)




Figure 2. LVC MOS Phase Jitter (integrated phase noise)

### HCSL Output Waveform




Figure 3. HCSL Output Waveform

### LVC MOS Output Waveform




Figure 4. LVC MOS Output Waveform

MSL 1 @ 260°C refer to JSTD-020C	
Ramp-Up Rate (200°C to Peak Temp)	3°C/sec Max.
Preheat Time 150°C to 200°C	60 - 180 sec
Time maintained above 217°C	60 - 150 sec
Peak Temperature	255 - 260°C
Time within 5°C of actual Peak	20 - 40 sec
Ramp-Down Rate	6°C/sec Max.
Time 25°C to Peak Temperature	8 min Max.

## Solder Reflow Profile





Figure 5. Solder Reflow Profile

## Package Information<sup>7</sup>


### External Dimensions

units: mm[inch]



### Recommended Solder Pad Layout

units: mm[inch]



### 3.2mm x 2.5mm 14 Lead Plastic Package

#### Notes:

6. Connect the exposed die paddle to ground.
7. Package information is correct as of the publication date. For updates and most current information, go to [www.microchip.com](http://www.microchip.com).

Microchip makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Microchip does not assume responsibility for its use. Microchip reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Microchip's terms and conditions of sale for such products, Microchip assumes no liability whatsoever, and Microchip disclaims any express or implied warranty relating to the sale and/or use of Microchip products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right.

Microchip products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Microchip Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Microchip for any damages resulting from such use or sale.

© 2017 Microchip Technology Inc.