



F²MC-16FX 16-Bit Microcontroller

MB96630 series is based on Cypress's advanced $F^2MC-16FX$ architecture (16-bit with instruction pipeline for RISC-like performance). The CPU uses the same instruction set as the established $F^2MC-16LX$ family thus allowing for easy migration of $F^2MC-16LX$ Software to the new $F^2MC-16FX$ products.

F²MC-16FX product improvements compared to the previous generation include significantly improved performance - even at the same operation frequency, reduced power consumption and faster start-up time.

For high processing speed at optimized power consumption an internal PLL can be selected to supply the CPU with up to 32MHz operation frequency from an external 4MHz to 8MHz resonator. The result is a minimum instruction cycle time of 31.2ns going together with excellent EMI behavior. The emitted power is minimized by the on-chip voltage regulator that reduces the internal CPU voltage. A flexible clock tree allows selecting suitable operation frequencies for peripheral resources independent of the CPU speed.

Features

■Technology

0.18µm CMOS

■CPU

- □ F²MC-16FX CPU
- ☐ Optimized instruction set for controller applications (bit, byte, word and long-word data types, 23 different addressing modes, barrel shift, variety of pointers)
- □ 8-byte instruction queue
- □ Signed multiply (16-bit × 16-bit) and divide (32-bit/16-bit) instructions available

■System clock

- □ On-chip PLL clock multiplier (×1 to ×8, ×1 when PLL stop)
- □ 4MHz to 8MHz crystal oscillator (maximum frequency when using ceramic resonator depends on Q-factor)
- □ Up to 8MHz external clock for devices with fast clock input feature
- □ 32.768kHz subsystem quartz clock
- □ 100kHz/2MHz internal RC clock for quick and safe startup, clock stop detection function, watchdog
- □ Clock source selectable from mainclock oscillator, subclock oscillator and on-chip RC oscillator, independently for CPU and 2 clock domains of peripherals
- ☐ The subclock oscillator is enabled by the Boot ROM program controlled by a configuration marker after a Power or External reset
- □ Low Power Consumption 13 operating modes (different Run, Sleep, Timer, Stop modes)
- ■On-chip voltage regulator

Internal voltage regulator supports a wide MCU supply voltage range (Min=2.7V), offering low power consumption

■Low voltage detection function

Reset is generated when supply voltage falls below programmable reference voltage

■Code Security

Protects Flash Memory content from unintended read-out

■ DMA

Automatic transfer function independent of CPU, can be assigned freely to resources

■Interrupts

- □ Fast Interrupt processing
- □ 8 programmable priority levels
- □ Non-Maskable Interrupt (NMI)

■CAN

- ☐ Supports CAN protocol version 2.0 part A and B
- □ ISO16845 certified
- ☐ Bit rates up to 1Mbps
- ☐ 32 message objects
- □ Each message object has its own identifier mask
- □ Programmable FIFO mode (concatenation of message objects)
- □ Maskable interrupt
- ☐ Disabled Automatic Retransmission mode for Time Triggered CAN applications
- □ Programmable loop-back mode for self-test operation

■USART

- □ Full duplex USARTs (SCI/LIN)
- □ Wide range of baud rate settings using a dedicated reload timer
- □ Special synchronous options for adapting to different synchronous serial protocols
- □ LIN functionality working either as master or slave LIN device
- ☐ Extended support for LIN-Protocol to reduce interrupt load

■1²C

- □ Up to 400kbps
- ☐ Master and Slave functionality, 7-bit and 10-bit addressing

Cypress Semiconductor CorporationDocument Number: 002-04719 Rev.*A



■A/D converter

- □ SAR-type
- □ 8/10-bit resolution
- □ Signals interrupt on conversion end, single conversion mode, continuous conversion mode, stop conversion mode, activation by software, external trigger, reload timers and PPGs
- □ Range Comparator Function
- □ Scan Disable Function

■Source Clock Timers

Three independent clock timers (23-bit RC clock timer, 23-bit Main clock timer, 17-bit Sub clock timer)

■ Hardware Watchdog Timer

- ☐ Hardware watchdog timer is active after reset
- □ Window function of Watchdog Timer is used to select the lower window limit of the watchdog interval

■ Reload Timers

- □ 16-bit wide
- □ Prescaler with 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶ of peripheral clock frequency
- □ Event count function

■Free-Running Timers

- □ Signals an interrupt on overflow, supports timer clear upon match with Output Compare (0, 4)
- □ Prescaler with 1, 1/2¹, 1/2², 1/2³, 1/2⁴, 1/2⁵, 1/2⁶, 1/2⁷, 1/2⁸ of peripheral clock frequency

■Input Capture Units

- □ 16-bit wide
- □ Signals an interrupt upon external event
- □ Rising edge, Falling edge or Both (rising & falling) edges sensitive

■Output Compare Units

- □ 16-bit wide
- □ Signals an interrupt when a match with Free-running Timer occurs
- □ A pair of compare registers can be used to generate an output signal

■ Programmable Pulse Generator

- ☐ 16-bit down counter, cycle and duty setting registers
- ☐ Can be used as 2 x 8-bit PPG
- □ Interrupt at trigger, counter borrow and/or duty match
- □ PWM operation and one-shot operation
- □ Internal prescaler allows 1, 1/4, 1/16, 1/64 of peripheral clock as counter clock or of selected Reload timer underflow as clock input
- ☐ Can be triggered by software or reload timer
- ☐ Can trigger ADC conversion
- □ Timing point capture
- □ Start delay

■ Quadrature Position/Revolution Counter (QPRC)

- □ Up/down count mode, Phase difference count mode, Count mode with direction
- □ 16-bit position counter
- □ 16-bit revolution counter
- ☐ Two 16-bit compare registers with interrupt
- □ Detection edge of the three external event input pins AIN, BIN and ZIN is configurable

■ Real Time Clock

- □ Operational on main oscillation (4MHz), sub oscillation (32kHz) or RC oscillation (100kHz/2MHz)
- □ Capable to correct oscillation deviation of Sub clock or RC oscillator clock (clock calibration)
- □ Read/write accessible second/minute/hour registers
- □ Can signal interrupts every half second/second/minute/hour/day
- □ Internal clock divider and prescaler provide exact 1s clock

■External Interrupts

- □ Edge or Level sensitive
- □ Interrupt mask bit per channel
- □ Each available CAN channel RX has an external interrupt for wake-up
- □ Selected USART channels SIN have an external interrupt for wake-up

■ Non Maskable Interrupt

- ☐ Disabled after reset, can be enabled by Boot-ROM depending on ROM configuration block
- □ Once enabled, can not be disabled other than by reset
- ☐ High or Low level sensitive
- ☐ Pin shared with external interrupt 0

■I/O Ports

- $\hfill\square$ Most of the external pins can be used as general purpose I/O
- □ All push-pull outputs (except when used as I²C SDA/SCL line)
- □ Bit-wise programmable as input/output or peripheral signal
- ☐ Bit-wise programmable input enable
- ☐ One input level per GPIO-pin (either Automotive or CMOS hysteresis)
- ☐ Bit-wise programmable pull-up resistor

■Built-in On Chip Debugger (OCD)

- □ One-wire debug tool interface
- □ Break function:
 - · Hardware break: 6 points (shared with code event)
 - · Software break: 4096 points
- □ Event function
 - Code event: 6 points (shared with hardware break)
 - · Data event: 6 points
 - Event sequencer: 2 levels + reset
- □ Execution time measurement function
- ☐ Trace function: 42 branches
- □ Security function

■Flash Memory

- □ Dual operation flash allowing reading of one Flash bank while programming or erasing the other bank
- □ Command sequencer for automatic execution of programming algorithm and for supporting DMA for programming of the Flash Memory
- ☐ Supports automatic programming, Embedded Algorithm
- □ Write/Erase/Erase-Suspend/Resume commands
- □ A flag indicating completion of the automatic algorithm
- ☐ Erase can be performed on each sector individually
- □ Sector protection
- ☐ Flash Security feature to protect the content of the Flash
- □ Low voltage detection during Flash erase or write



Contents

	roduct Lineup	
	llock Diagram	
3. Pi	in Assignment	7
	in Description	
5. Pi	in Circuit Type	10
6. 1/0	O Circuit Type	13
7. M	lemory Map	18
8. R	AMSTART Addresses	19
9. U	ser ROM Memory Map For Flash Devices	20
10. Se	erial Programming Communication Interface	21
	nterrupt Vector Table	
12. Ha	landling Precautions	26
12.1	Precautions for Product Design	26
12.2	Precautions for Package Mounting	27
12.3	Precautions for Use Environment	
13. Ha	landling Devices	
13.1	Latch-up prevention	29
13.2	Unused pins handling	
13.3	External clock usage	30
13.3.1	1 Single phase external clock for Main oscillator	30
	2 Single phase external clock for Sub oscillator	
13.3.3	3 Opposite phase external clock	
13.4	Notes on PLL clock mode operation	30
13.5	Power supply pins (V _{co} /V _{ss})	
13.6	Crystal oscillator and ceramic resonator circuit	
13.7	Turn on sequence of power supply to A/D converter and analog inputs	
13.8	Pin handling when not using the A/D converter	
13.9	Notes on Power-on	31
13.10	1 117 0	
13.11		
13.12	2 Mode Pin (MD)	31
14. EI	lectrical Characteristics	
14.1	Absolute Maximum Ratings	
14.2	Recommended Operating Conditions	34
14.3	DC Characteristics	
	1 Current Rating	
	2 Pin Characteristics	
	AC Characteristics	
	1 Main Clock Input Characteristics	
	2 Sub Clock Input Characteristics	
	3 Built-in RC Oscillation Characteristics	
	4 Internal Clock Timing	
	5 Operating Conditions of PLL	
	6 Reset Input	
	7 Power-on Reset Timing	
14.4.8	8 USART Timing	46





1. Product Lineup

	Features		MB96630	Remark
Product Type		Flash Memory Product		
Subclock			Subclock can be set by software	
Dual Operation Flash Memory RAM		-		
64.5KB + 32KB 10KB		MB96F633R, MB96F633A		
128.5KB +		16KB	MB96F635R, MB96F635A	Product Options
256.5KB +		24KB	MB96F636R	R: MCU with CAN
384.5KB +		28KB	MB96F637R	A: MCU without CAN
Package	-		LQFP-80 FPT-80P-M21	
DMA			4ch	
USART			5ch	LIN-USART 0/2/4/5/7
Collecti	with automatic LIN-Header transmission/reception	ŗ	Yes (only 1ch)	LIN-USART 0
	with 16 byte RX-and TX-FIFO		No	
I^2C			2ch	I ² C 0/1
8/10-bit A/L	O Converter		21ch	AN 2 to 4/6 to 8/ 10 to 12/15 to 17/20 to 28
	with Data Buffer		No	
	with Range Comparator		Yes	
	with Scan Disable		Yes	
with ADC Pulse Detection			No	
16-bit Reloa	nd Timer (RLT)		3ch	RLT 0/1/6
16-bit Free-Running Timer (FRT)		3ch	FRT 0 to 2	
16-bit Input Capture Unit (ICU)		7ch (1 channel for LIN-USART)	ICU 0/1/4 to 7/9 (ICU 9 for LIN-USART)	
16-bit Outp	ut Compare Unit (OCU)		7ch	OCU 0 to 4/6/7 (OCU 4 for FRT clear)
8/16-bit Pro	grammable Pulse Generator (PPG)	15ch (16-bit) / 20ch (8-bit)	PPG 0 to 4/6 to 15
	with Timing point capture		Yes	
	with Start delay		Yes	
	with Ramp		No	
Quadrature (QPRC)	Position/Revolution Counter		2ch	QPRC 0/1
CAN Interfa	ace		1ch	CAN 0 32 Message Buffers
External Interrupts (INT)			15ch	INT 0 to 13/15
Non-Maskable Interrupt (NMI)			1ch	
Real Time C			1ch	
I/O Ports		62 (Dual clock mode) 64 (Single clock mode)		
Clock Calibration Unit (CAL)			1ch	
Clock Output Function		2ch		
Low Voltage Detection Function		Yes	Low voltage detection function can be disabled by software	
Hardware W	Vatchdog Timer		Yes	
On-chip RC			Yes	
On-chip Debugger		Yes		


Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.

It is necessary to use the port relocate function of the general I/O port according to your function use.




2. Block Diagram





3. Pin Assignment





(FPT-80P-M21)

Other than those above, general-purpose pins have only Automotive input level.

^{*1:} CMOS input level only

^{*2:} CMOS input level only for I²C

^{*3:} Please set ROM Configuration Block (RCB) to use the subclock.



4. Pin Description

Pin name	Feature	Description
ADTG	ADC	A/D converter trigger input pin
AINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin
ANn	ADC	A/D converter channel n input pin
AVcc	Supply	Analog circuits power supply pin
AVRH	ADC	A/D converter high reference voltage input pin
AVss	Supply	Analog circuits power supply pin
BINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin
С	Voltage regulator	Internally regulated power supply stabilization capacitor pin
CKOTn	Clock Output function	Clock Output function n output pin
CKOTn_R	Clock Output function	Relocated Clock Output function n output pin
CKOTXn	Clock Output function	Clock Output function n inverted output pin
CKOTXn_R	Clock Output function	Relocated Clock Output function n inverted output pin
DEBUG I/F	OCD	On Chip Debugger input/output pin
FRCKn	Free-Running Timer	Free-Running Timer n input pin
FRCKn_R	Free-Running Timer	Relocated Free-Running Timer n input pin
INn	ICU	Input Capture Unit n input pin
INn_R	ICU	Relocated Input Capture Unit n input pin
INTn	External Interrupt	External Interrupt n input pin
INTn_R	External Interrupt	Relocated External Interrupt n input pin
MD	Core	Input pin for specifying the operating mode
NMI	External Interrupt	Non-Maskable Interrupt input pin
OUTn	OCU	Output Compare Unit n waveform output pin
OUTn_R	OCU	Relocated Output Compare Unit n waveform output pin
Pnn_m	GPIO	General purpose I/O pin
PPGn	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_R	PPG	Relocated Programmable Pulse Generator n output pin (16bit/8bit)
PPGn_B	PPG	Programmable Pulse Generator n output pin (16bit/8bit)
RSTX	Core	Reset input pin
RXn	CAN	CAN interface n RX input pin
SCKn	USART	USART n serial clock input/output pin
SCKn_R	USART	Relocated USART n serial clock input/output pin
SCLn	I ² C	I ² C interface n clock I/O input/output pin
SDAn	I ² C	I ² C interface n serial data I/O input/output pin
SINn	USART	USART n serial data input pin
SINn_R	USART	Relocated USART n serial data input pin
SOTn	USART	USART n serial data output pin
SOTn_R	USART	Relocated USART n serial data output pin
TINn	Reload Timer	Reload Timer n event input pin
TOTn	Reload Timer	Reload Timer n output pin
TTGn	PPG	Programmable Pulse Generator n trigger input pin



Pin name	Feature	Description
TXn	CAN	CAN interface n TX output pin
Vcc	Supply	Power supply pin
Vss	Supply	Power supply pin
WOT	RTC	Real Time clock output pin
WOT_R	RTC	Relocated Real Time clock output pin
X0	Clock	Oscillator input pin
X0A	Clock	Subclock Oscillator input pin
X1	Clock	Oscillator output pin
X1A	Clock	Subclock Oscillator output pin
ZINn	QPRC	Quadrature Position/Revolution Counter Unit n input pin



5. Pin Circuit Type

Pin no.	I/O circuit type*	Pin name
1	Supply	V _{ss}
2	F	С
3	Н	P13_2 / PPG0 / TIN0 / FRCK1
4	Н	P13_3 / PPG1 / TOT0 / WOT
5	M	P13_4 / SIN0 / INT6
6	Н	P13_5 / SOT0 / ADTG / INT7
7	M	P13_6 / SCK0 / CKOTX0
8	N	P04_4 / PPG3 / SDA0
9	N	P04_5 / PPG4 / SCL0
10	I	P06_2 / AN2 / INT5 / SIN5
11	К	P06_3 / AN3 / FRCK0
12	К	P06_4 / AN4 / IN0 / TTG0 / TTG4
13	К	P06_6 / AN6 / TIN1 / IN4_R
14	К	P06_7 / AN7 / TOT1 / IN5_R
15	Supply	AV _{cc}
16	G	AVRH
17	Supply	AV _{ss}
18	К	P05_0 / AN8
19	К	P05_2 / AN10 / OUT2
20	К	P05_3 / AN11 / OUT3
21	К	P05_4 / AN12 / INT2_R / WOT_R
22	К	P05_7 / AN15
23	К	P08_0 / AN16
24	К	P08_1 / AN17
25	K	P08_4 / AN20 / OUT6
26	N	P04_6 / SDA1
27	N	P04_7 / SCL1
28	K	P08_5 / AN21 / OUT7
29	K	P08_6 / AN22 / PPG6_B
30	K	P08_7 / AN23 / PPG7_B
31	К	P09_0 / AN24 / PPG8_R
32	К	P09_1 / AN25 / PPG9_R
33	К	P09_2 / AN26 / PPG10_R
34	К	P09_3 / AN27 / PPG11_R
35	Н	P17_1 / PPG12_R
36	Н	P17_2 / PPG13_R
37	I	P10_0 / SIN2 / AN28 / INT11
38	Н	P10_1 / SOT2



Pin no.	I/O circuit type*	Pin name
39	М	P10_2 / SCK2 / PPG6
40	Supply	Vcc
41	Supply	Vss
42	0	DEBUG I/F
43	Н	P17_0
44	С	MD
45	Α	X0
46	Α	X1
47	Supply	Vss
48	В	P04_0 / X0A
49	В	P04_1 / X1A
50	С	RSTX
51	Н	P11_1 / PPG0_R
52	Н	P11_2 / PPG1_R
53	Н	P11_3 / PPG2_R
54	Н	P11_6 / FRCK0_R / ZIN1
55	Н	P11_7 / IN0_R / AIN1
56	Н	P12_0 / IN1_R / BIN1
57	Н	P12_3 / OUT2_R
58	Н	P12_7 / INT1_R
59	Н	P00_0 / INT3_R / FRCK2
60	Supply	Vcc
61	Supply	Vss
62	Н	P00_3 / INT6_R / PPG8_B
63	Н	P00_4 / INT7_R / PPG9_B
64	Н	P00_5 / IN6 / TTG2 / TTG6 / PPG10_B
65	Н	P00_6 / IN7 / TTG3 / TTG7 / PPG11_B
66	Н	P01_1 / CKOT1 / OUT0 / SOT7
67	M	P01_2 / CKOTX1 / OUT1 / INT15 / SIN7
68	M	P01_4 / SIN4 / INT8
69	Н	P01_5 / S0T4
70	M	P01_6 / SCK4 / TTG12
71	M	P01_7 / CKOTX1_R / INT9 / TTG13 / ZIN0 / SCK7_R
72	Н	P02_0 / CKOT1_R / INT10 / TTG14 / AIN0 / SOT7_R
73	M	P02_2 / IN7_R / CKOT0_R / INT12 / BIN0 / SIN7_R
74	M	P02_5 / OUT0_R / INT13 / SIN5_R
75	Н	P03_2 / PPG14_B / SOT5_R
76	M	P03_3 / PPG15_B / SCK5_R
77	M	P03_4 / RX0 / INT4




Pin no.	I/O circuit type*	Pin name
78	Н	P03_5 / TX0
79	Н	P03_6 / INT0 / NMI
80	Supply	Vcc

^{*:} See "I/O Circuit Type" for details on the I/O circuit types.



6. I/O Circuit Type





Pull-up control P-ch P-ch P-ch Pout Shart F6 5.0 GI (C) 4n inp	v-speed oscillation circuit red with GPIO functionality: eedback resistor = approx. 0MΩ PIO functionality selectable CMOS level output (I _{OL} = mA, I _{OH} = -4mA), Automotive put with input shutdown nction and programmable ull-up resistor)
P-ch P-ch Pout (C) 4n inp	PIO functionality selectable CMOS level output (I _{OL} = mA, I _{OH} = -4mA), Automotive put with input shutdown nction and programmable
	nction and programmable ull-up resistor)
standby control for input R	
shutdown Automotive input	
R	
X out	
XOA FCI	
FCI or Osc disable	
P-ch P-ch Pout	
Standby N-ch Nout	
control	
for input shutdown R Automotive input	
C CMC	OS hysteresis input pin
R Hysteresis inputs	



Туре	Circuit	Remarks
F	P-ch N-ch	Power supply input protection circuit
G	P-ch N-ch	 A/D converter ref+ (AVRH) power supply input pin with protection circuit Without protection circuit against V_{CC} for pins AVRH
H	Pull-up control Pout Pout N-ch Nout Automotive input for input shutdown	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) Automotive input with input shutdown function Programmable pull-up resistor
	Pull-up control P-ch P-ch Pout Nout Hysteresis input for input shutdown Analog input	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor Analog input



Туре	Circuit	Remarks
K	Pull-up control	CMOS level output (I _{OL} = 4mA, I _{OH} = -4mA) Automotive input with input
	P-ch P-ch Pout	shutdown function • Programmable pull-up resistor • Analog input
	N-ch Nout	
	Standby control for input shutdown	
	Analog input	
М	Pull-up control	 CMOS level output (I_{OL} = 4mA, I_{OH} = -4mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	P-ch P-ch Pout	
	N-ch Nout R Hysteresis input	
	Standby control for input shutdown	
N	Pull-up control	CMOS level output (I _{OL} = 3mA, I _{OH} = -3mA) CMOS hysteresis input with input shutdown function Programmable pull-up resistor
	P-ch P-ch Pout	*: N-channel transistor has slew rate control according to I ² C spec, irrespective of usage.
	N-ch Nout* R Hysteresis input Standby control for input shutdown	
	,	



Туре	Circuit	Remarks
0	Standby control TTL input for input shutdown	 Open-drain I/O Output 25mA, Vcc = 2.7V TTL input



7. Memory Map

FF:FFFF _H DE:0000 _H	USER ROM*1
DD:FFFF _H	Reserved
0F:C000 _H	Boot-ROM
0E:9000 _H	Peripheral
01:0000 _H	Reserved
00:8000 _Н	ROM/RAM MIRROR
RAMSTART0*2	Internal RAM bank0
00:0C00 _H	Reserved
00:0380 _H	Peripheral
00:0180 _H	GPR*3
00:0100 _H	DMA
00:00F0 _H	Reserved
00:0000 _H	Peripheral

^{*1:} For details about USER ROM area, see "User ROM Memory Map For Flash Devices" on the following pages.

GPR: General-Purpose Register

The DMA area is only available if the device contains the corresponding resource.

The available RAM and ROM area depends on the device.

 $[\]ensuremath{^{^{*2}}\!\!}$: For RAMSTART Addresses, see the table on the next page.

 $^{^{*3}}$: Unused GPR banks can be used as RAM area.



8. RAMSTART Addresses

Devices	Bank 0 RAM size	RAMSTART0
MB96F633	10KB	00:5A00 _н
MB96F635	16KB	00:4200 _H
MB96F636	24KB	00:2200 _H
MB96F637	28KB	00:1200 _H



9. User ROM Memory Map For Flash Devices

		MB96F633	MB96F635	MB96F636	MB96F637	
CPU mode address	Flash memory mode address	Flash size 64.5KB + 32KB	Flash size 128.5KB + 32KB	 Flash size 256.5KB + 32KB	Flash size 384.5KB + 32KB	_
FF:FFFF _H FF:0000 _H	3F:FFFF _H 3F:0000 _H	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	SA39 - 64KB	
FE:FFFF _H FE:0000 _H	3E:FFFF _H 3E:0000 _H		SA38 - 64KB	SA38 - 64KB	SA38 - 64KB	
FD:FFFF _H FD:0000 _H	3D:FFFF _H 3D:0000 _H			SA37 - 64KB	SA37 - 64KB	
FC:FFFF _H FC:0000 _H	3C:FFFF _H 3C:0000 _H			SA36 - 64KB	SA36 - 64KB	Bank A of Flash A
FB:FFFF _H FB:0000 _H	3B:FFFF _H 3B:0000 _H				SA35 - 64KB	
FA:FFFF _H FA:0000 _H	3A:FFFF _H 3A:0000 _H				SA34 - 64KB	
	45-05-55	Reserved	Reserved	Reserved	Reserved	
DF:9FFF _H DF:8000 _H	1F:9FFF _H 1F:8000 _H	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	SA4 - 8KB	
DF:7FFF _H DF:6000 _H	1F:7FFF _H 1F:6000 _H	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	SA3 - 8KB	Bank B of Flash A
DF:5FFF _H DF:4000 _H	1F:5FFF _H 1F:4000 _H	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	SA2 - 8KB	Dalik B OI Flasii A
DF:3FFF _H DF:2000 _H	1F:3FFF _H 1F:2000 _H	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	SA1 - 8KB	
DF:1FFF _H DF:0000 _H	1F:1FFF _H 1F:0000 _H	SAS - 512B*	SAS - 512B*	SAS - 512B*	SAS - 512B*	Bank A of Flash A
DE:FFFF _H DE:0000 _H		Reserved	Reserved	Reserved	Reserved	

^{*:} Physical address area of SAS-512B is from DF:0000 $_{\rm H}$ to DF:01FF $_{\rm H}$. Others (from DF:0200 $_{\rm H}$ to DF:1FFF $_{\rm H}$) is mirror area of SAS-512B. Sector SAS contains the ROM configuration block RCBA at CPU address DF:0000 $_{\rm H}$ -DF:01FF $_{\rm H}$. SAS can not be used for E 2 PROM emulation.



10. Serial Programming Communication Interface

USART pins for Flash serial programming (MD = 0, DEBUG I/F = 0, Serial Communication mode)

MB96630									
Pin Number	USART Number	Normal Function							
5		SIN0							
6	USART0	SOT0							
7		SCK0							
37		SIN2							
38	USART2	SOT2							
39		SCK2							
68		SIN4							
69	USART4	SOT4							
70		SCK4							



11. Interrupt Vector Table

Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description		
0	3FC _H	CALLV0	No	-	CALLV instruction		
1	3F8 _H	CALLV1	No	-	CALLV instruction		
2	3F4 _H	CALLV2	No	-	CALLV instruction		
3	3F0 _H	CALLV3	No	-	CALLV instruction		
4	3EC _H	CALLV4	No	-	CALLV instruction		
5	3E8 _H	CALLV5	No	-	CALLV instruction		
6	3E4 _H	CALLV6	No	-	CALLV instruction		
7	3E0 _H	CALLV7	No	-	CALLV instruction		
8	3DC _H	RESET	No	-	Reset vector		
9	3D8 _H	INT9	No	-	INT9 instruction		
10	3D4 _H	EXCEPTION	No	-	Undefined instruction execution		
11	3D0н	NMI	No	-	Non-Maskable Interrupt		
12	3ССн	DLY	No	12	Delayed Interrupt		
13	3C8 _H	RC_TIMER	No	13	RC Clock Timer		
14	3C4 _H	MC_TIMER	No	14	Main Clock Timer		
15	3C0 _H	SC_TIMER	No	15	Sub Clock Timer		
16	3ВСн	LVDI	No	16	Low Voltage Detector		
17	3B8 _H	EXTINT0	Yes	17	External Interrupt 0		
18	3B4 _H	EXTINT1	Yes	18	External Interrupt 1		
19	3B0 _H	EXTINT2	Yes	19	External Interrupt 2		
20	ЗАСн	EXTINT3	Yes	20	External Interrupt 3		
21	3A8 _H	EXTINT4	Yes	21	External Interrupt 4		
22	3A4 _H	EXTINT5	Yes	22	External Interrupt 5		
23	3A0 _H	EXTINT6	Yes	23	External Interrupt 6		
24	39C _H	EXTINT7	Yes	24	External Interrupt 7		
25	398н	EXTINT8	Yes	25	External Interrupt 8		
26	394н	EXTINT9	Yes	26	External Interrupt 9		
27	390 _H	EXTINT10	Yes	27	External Interrupt 10		
28	38C _H	EXTINT11	Yes	28	External Interrupt 11		
29	388 _H	EXTINT12	Yes	29	External Interrupt 12		
30	384н	EXTINT13	Yes	30	External Interrupt 13		
31	380 _H	-	-	31	Reserved		
32	37C _H	EXTINT15	Yes	32	External Interrupt 15		
33	378 _H	CAN0	No	33	CAN Controller 0		
34	374 _H	-	-	34	Reserved		
35	370 _H	-	-	35	Reserved		
36	36C _H	-	-	36	Reserved		
37	368 _H	-	-	37	Reserved		
38	364 _H	PPG0	Yes	38	Programmable Pulse Generator 0		
39	360 _H	PPG1	Yes	39	Programmable Pulse Generator 1		



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
40	35C _H	PPG2	Yes	40	Programmable Pulse Generator 2
41	358H	PPG3	Yes	41	Programmable Pulse Generator 3
42	354H	PPG4	Yes	42	Programmable Pulse Generator 4
43	350H	-	-	43	Reserved
44	34CH	PPG6	Yes	44	Programmable Pulse Generator 6
45	348H	PPG7	Yes	45	Programmable Pulse Generator 7
46	344H	PPG8	Yes	46	Programmable Pulse Generator 8
47	340H	PPG9	Yes	47	Programmable Pulse Generator 9
48	33CH	PPG10	Yes	48	Programmable Pulse Generator 10
49	338H	PPG11	Yes	49	Programmable Pulse Generator 11
50	334H	PPG12	Yes	50	Programmable Pulse Generator 12
51	330H	PPG13	Yes	51	Programmable Pulse Generator 13
52	32CH	PPG14	Yes	52	Programmable Pulse Generator 14
53	328H	PPG15	Yes	53	Programmable Pulse Generator 15
54	324H	-	-	54	Reserved
55	320H	-	-	55	Reserved
56	31CH	-	-	56	Reserved
57	318H	-	-	57	Reserved
58	314H	RLT0	Yes	58	Reload Timer 0
59	310H	RLT1	Yes	59	Reload Timer 1
60	30CH	-	-	60	Reserved
61	308H	-	-	61	Reserved
62	304H	-	-	62	Reserved
63	300H	-	-	63	Reserved
64	2FCH	RLT6	Yes	64	Reload Timer 6
65	2F8H	ICU0	Yes	65	Input Capture Unit 0
66	2F4H	ICU1	Yes	66	Input Capture Unit 1
67	2F0H	-	-	67	Reserved
68	2ECH	-	-	68	Reserved
69	2E8H	ICU4	Yes	69	Input Capture Unit 4
70	2E4H	ICU5	Yes	70	Input Capture Unit 5
71	2E0H	ICU6	Yes	71	Input Capture Unit 6
72	2DCH	ICU7	Yes	72	Input Capture Unit 7
73	2D8H	-	-	73	Reserved
74	2D4H	ICU9	Yes	74	Input Capture Unit 9
75	2D0H	-	-	75	Reserved
76	2CCH	-	-	76	Reserved
77	2C8H	OCU0	Yes	77	Output Compare Unit 0
78	2C4H	OCU1	Yes	78	Output Compare Unit 1
79	2C0H	OCU2	Yes	79	Output Compare Unit 2
80	2BCH	OCU3	Yes	80	Output Compare Unit 3
81	2B8H	OCU4	Yes	81	Output Compare Unit 4



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
82	2B4H	-	-	82	Reserved
83	2B0H	OCU6	Yes	83	Output Compare Unit 6
84	2ACH	OCU7	Yes	84	Output Compare Unit 7
85	2A8H	-	-	85	Reserved
86	2A4H	-	-	86	Reserved
87	2A0H	-	-	87	Reserved
88	29CH	-	-	88	Reserved
89	298H	FRT0	Yes	89	Free-Running Timer 0
90	294H	FRT1	Yes	90	Free-Running Timer 1
91	290H	FRT2	Yes	91	Free-Running Timer 2
92	28CH	-	-	92	Reserved
93	288H	RTC0	No	93	Real Time Clock
94	284H	CAL0	No	94	Clock Calibration Unit
95	280H	-	-	95	Reserved
96	27CH	IIC0	Yes	96	I ² C interface 0
97	278H	IIC1	Yes	97	I ² C interface 1
98	274H	ADC0	Yes	98	A/D Converter 0
99	270H	-	-	99	Reserved
100	26CH	-	-	100	Reserved
101	268H	LINR0	Yes	101	LIN USART 0 RX
102	264H	LINT0	Yes	102	LIN USART 0 TX
103	260H	-	-	103	Reserved
104	25CH	-	-	104	Reserved
105	258H	LINR2	Yes	105	LIN USART 2 RX
106	254H	LINT2	Yes	106	LIN USART 2 TX
107	250H	-	-	107	Reserved
108	24CH	-	-	108	Reserved
109	248H	LINR4	Yes	109	LIN USART 4 RX
110	244H	LINT4	Yes	110	LIN USART 4 TX
111	240H	LINR5	Yes	111	LIN USART 5 RX
112	23CH	LINT5	Yes	112	LIN USART 5 TX
113	238H	-	-	113	Reserved
114	234H	-	-	114	Reserved
115	230H	LINR7	Yes	115	LIN USART 7 RX
116	22CH	LINT7	Yes	116	LIN USART 7 TX
117	228H	-	-	117	Reserved
118	224H	-	-	118	Reserved
119	220H	-	-	119	Reserved
120	21CH	-	-	120	Reserved
121	218H	-	-	121	Reserved
122	214H	-	-	122	Reserved
123	210H	-	-	123	Reserved



Vector number	Offset in vector table	Vector name	Cleared by DMA	Index in ICR to program	Description
124	20CH	-	-	124	Reserved
125	208H	-	-	125	Reserved
126	204H	-	-	126	Reserved
127	200H	-	-	127	Reserved
128	1FCH	-	-	128	Reserved
129	1F8H	-	-	129	Reserved
130	1F4H	-	-	130	Reserved
131	1F0H	-	-	131	Reserved
132	1ECH	-	-	132	Reserved
133	1E8H	FLASHA	Yes	133	Flash memory A interrupt
134	1E4H	-	-	134	Reserved
135	1E0H	-	-	135	Reserved
136	1DCH	-	-	136	Reserved
137	1D8H	QPRC0	Yes	137	Quadrature Position/Revolution counter 0
138	1D4H	QPRC1	Yes	138	Quadrature Position/Revolution counter 1
139	1D0H	ADCRC0	No	139	A/D Converter 0 - Range Comparator
140	1CCH	-	-	140	Reserved
141	1C8H	-	-	141	Reserved
142	1C4H	-	-	142	Reserved
143	1C0H	-	-	143	Reserved



12. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

12.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

■ Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

■ Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

■Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

■Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

■Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

■Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Page 27 of 69



■Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

12.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress's recommended conditions. For detailed information about mount conditions, contact your sales representative.

■Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

■Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

■Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

■ Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

■Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Document Number: 002-04719 Rev.*A



■Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

12.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame
 - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.

Document Number: 002-04719 Rev.*A



13. Handling Devices

Special care is required for the following when handling the device:

- · Latch-up prevention
- · Unused pins handling
- · External clock usage
- · Notes on PLL clock mode operation
- Power supply pins (Vcc/Vss)
- · Crystal oscillator and ceramic resonator circuit
- Turn on sequence of power supply to A/D converter and analog inputs
- · Pin handling when not using the A/D converter
- · Notes on Power-on
- · Stabilization of power supply voltage
- · Serial communication
- Mode Pin (MD)

13.1 Latch-up prevention

CMOS IC chips may suffer latch-up under the following conditions:

- A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- A voltage higher than the rated voltage is applied between V_{cc} pins and V_{ss} pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current dramatically, causing thermal damages to the device.

For the same reason, extra care is required to not let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage.

13.2 Unused pins handling

Unused input pins can be left open when the input is disabled (corresponding bit of Port Input Enable register PIER = 0).

Leaving unused input pins open when the input is enabled may result in misbehavior and possible permanent damage of the device. To prevent latch-up, they must therefore be pulled up or pulled down through resistors which should be more than $2k\Omega$.

Unused bidirectional pins can be set either to the output state and be then left open, or to the input state with either input disabled or external pull-up/pull-down resistor as described above.




13.3 External clock usage

The permitted frequency range of an external clock depends on the oscillator type and configuration.

See AC Characteristics for detailed modes and frequency limits. Single and opposite phase external clocks must be connected as follows:

13.3.1 Single phase external clock for Main oscillator

When using a single phase external clock for the Main oscillator, X0 pin must be driven and X1 pin left open. And supply 1.8V power to the external clock.




13.3.2 Single phase external clock for Sub oscillator

When using a single phase external clock for the Sub oscillator, "External clock mode" must be selected and X0A/P04_0 pin must be driven. X1A/P04_1 pin can be configured as GPIO.

13.3.3 Opposite phase external clock

When using an opposite phase external clock, X1 (X1A) pins must be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. Supply level on X0 and X1 pins must be 1.8V.



13.4 Notes on PLL clock mode operation

If the microcontroller is operated with PLL clock mode and no external oscillator is operating or no external clock is supplied, the microcontroller attempts to work with the free oscillating PLL. Performance of this operation, however, cannot be guaranteed.

13.5 Power supply pins (V_{cc}/V_{ss})

It is required that all V_{CC} -level as well as all V_{SS} -level power supply pins are at the same potential. If there is more than one V_{CC} or V_{SS} level, the device may operate incorrectly or be damaged even within the guaranteed operating range.

V_{cc} and V_{ss} pins must be connected to the device from the power supply with lowest possible impedance.

The smoothing capacitor at V_{cc} pin must use the one of a capacity value that is larger than C_s.

Besides this, as a measure against power supply noise, it is required to connect a bypass capacitor of about $0.1\mu F$ between V_{cc} and V_{ss} pins as close as possible to V_{cc} and V_{ss} pins.



13.6 Crystal oscillator and ceramic resonator circuit

Noise at X0, X1 pins or X0A, X1A pins might cause abnormal operation. It is required to provide bypass capacitors with shortest possible distance to X0, X1 pins and X0A, X1A pins, crystal oscillator (or ceramic resonator) and ground lines, and, to the utmost effort, that the lines of oscillation circuit do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board art work surrounding X0, X1 pins and X0A, X1A pins with a ground area for stabilizing the operation.

It is highly recommended to evaluate the quartz/MCU or resonator/MCU system at the quartz or resonator manufacturer, especially when using low-Q resonators at higher frequencies.

13.7 Turn on sequence of power supply to A/D converter and analog inputs

It is required to turn the A/D converter power supply (AV_{CC}, AVRH) and analog inputs (ANn) on after turning the digital power supply (V_{CC}) on.

It is also required to turn the digital power off after turning the A/D converter supply and analog inputs off. In this case, AVRH must not exceed AV_{CC} . Input voltage for ports shared with analog input ports also must not exceed AV_{CC} (turning the analog and digital power supplies simultaneously on or off is acceptable).

13.8 Pin handling when not using the A/D converter

If the A/D converter is not used, the power supply pins for A/D converter should be connected such as $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

13.9 Notes on Power-on

To prevent malfunction of the internal voltage regulator, supply voltage profile while turning the power supply on should be slower than 50µs from 0.2V to 2.7V.

13.10Stabilization of power supply voltage

If the power supply voltage varies acutely even within the operation safety range of the V_{CC} power supply voltage, a malfunction may occur. The V_{CC} power supply voltage must therefore be stabilized. As stabilization guidelines, the power supply voltage must be stabilized in such a way that V_{CC} ripple fluctuations (peak to peak value) in the commercial frequencies (50Hz to 60Hz) fall within 10% of the standard V_{CC} power supply voltage and the transient fluctuation rate becomes $0.1V/\mu s$ or less in instantaneous fluctuation for power supply switching.

13.11 Serial communication

There is a possibility to receive wrong data due to noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider receiving of wrong data when designing the system. For example apply a checksum and retransmit the data if an error occurs.

13.12Mode Pin (MD)

Connect the mode pin directly to Vcc or Vss pin. To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the mode pin to Vcc or Vss pin and provide a low-impedance connection.



14. Electrical Characteristics

14.1 Absolute Maximum Ratings

Parameter	Symbol	Condition	R	ating	Unit	Remarks
	Symbol	Condition	Min	Max	Unit	Remarks
Power supply voltage*1	V_{CC}	-	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	
Analog power supply voltage*1	AV _{CC}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm CC} = AV_{\rm CC}^{*2}$
Analog reference voltage*1	AVRH	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$AV_{CC} \ge AVRH$, $AVRH \ge AV_{SS}$
Input voltage*1	$V_{\rm I}$	-	$V_{SS} - 0.3$	$V_{SS} + 6.0$	V	$V_{\rm I} \le V_{\rm CC} + 0.3 V^{*3}$
Output voltage*1	V_{O}	-	V _{SS} - 0.3	$V_{SS} + 6.0$	V	$V_{\rm O} \le V_{\rm CC} + 0.3V^{*3}$
Maximum Clamp Current	I _{CLAMP}	-	-4.0	+4.0	mA	Applicable to general purpose I/O pins * ⁴
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	-	-	21	mA	Applicable to general purpose I/O pins *4
"L" level maximum output current	I_{OL}	-	-	15	mA	
"L" level average output current	I _{OLAV}	-	-	4	mA	
"L" level maximum overall output current	ΣI_{OL}	-	-	52	mA	
"L" level average overall output current	ΣI_{OLAV}	-	-	26	mA	
"H" level maximum output current	I_{OH}	-	-	-15	mA	
"H" level average output current	I_{OHAV}	-	-	-4	mA	
"H" level maximum overall output current	ΣI_{OH}	-	-	-52	mA	
"H" level average overall output current	ΣI_{OHAV}	-	-	-26	mA	
Power consumption*5	P_{D}	$T_A = +125^{\circ}C$	-	396 ^{*6}	mW	
Operating ambient temperature	T _A	-	-40	+125*7	°C	
Storage temperature	T_{STG}	-	-55	+150	°C	

^{*1}: This parameter is based on Vss = AVss = 0V.

- · Use within recommended operating conditions.
- Use at DC voltage (current).
- The +B signal should always be applied a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0V), the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.

^{*2:} AVcc and Vcc must be set to the same voltage. It is required that AVcc does not exceed Vcc and that the voltage at the analog inputs does not exceed AVcc when the power is switched on.


^{*3:} VI and Vo should not exceed Vcc + 0.3V. VI should also not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the ICLAMP rating supersedes the VI rating. Input/Output voltages of standard ports depend on Vcc.

^{*4:} Applicable to all general purpose I/O pins (Pnn_m).



 The DEBUG I/F pin has only a protective diode against V_{SS}. Hence it is only permitted to input a negative clamping current (4mA). For protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.

• Sample recommended circuits:



^{*5:} The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

 $P_D = P_{IO} + P_{INT}$

 P_{IO} = Σ ($V_{OL} \times I_{OL} + V_{OH} \times I_{OH}$) (I/O load power dissipation, sum is performed on all I/O ports)

 $P_{INT} = V_{CC} \times (I_{CC} + I_A)$ (internal power dissipation)

 I_{CC} is the total core current consumption into V_{CC} as described in the "DC characteristics" and depends on the selected operation mode and clock frequency and the usage of functions like Flash programming.

I_A is the analog current consumption into AV_{CC}.

WARNING

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*6}: Worst case value for a package mounted on single layer PCB at specified T_A without air flow.

^{*7}: Write/erase to a large sector in flash memory is warranted with TA ≤ + 105°C.



14.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0V)$

Parameter	Symbol	Value			Unit	Remarks
Faranietei	Syllibol	Min	Тур	Max	Ollit	Kemarks
Power supply	V _{CC} , AV _{CC}	2.7	-	5.5	V	
voltage	VCC, AVCC	2.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor at C pin	Cs	0.5	1.0 to 3.9	4.7	μF	$\begin{array}{l} 1.0\mu F \text{ (Allowance within} \pm 50\%) \\ 3.9\mu F \text{ (Allowance within} \pm 20\%) \\ \text{Please use the ceramic capacitor or the capacitor of the frequency response of this level.} \\ \text{The smoothing capacitor at V_{CC} must use the one of a capacity value that is larger than C_{S}.} \end{array}$

WARNING

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.3 DC Characteristics

14.3.1 Current Rating

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Min	Value Typ	Max	Unit	Remarks
	<u> </u>	name		IVIIII	тур	IVIAX		
			PLL Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32MHz	-	27	-	mA	$T_A = +25^{\circ}C$
	I_{CCPLL}		Flash 0 wait	-	-	37	mA	$T_A = +105$ °C
			(CLKRC and CLKSC stopped)	-	-	38.5	mA	$T_A = +125$ °C
			Main Run mode with CLKS1/2 = CLKB = CLKP1/2 = 4MHz	-	3.5	-	mA	$T_A = +25$ °C
	I _{CCMAIN}		Flash 0 wait	-	-	8	mA	$T_A = +105^{\circ}C$
			(CLKPLL, CLKSC and CLKRC stopped)	-	-	9.5	mA	$T_A = +125$ °C
		Vec	RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 2MHz	-	1.8	-	mA	$T_A = +25^{\circ}C$
Power supply current in Run modes*1	I_{CCRCH}		Flash 0 wait	-	-	6	mA	$T_A = +105$ °C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	7.5	mA	$T_A = +125$ °C
			RC Run mode with CLKS1/2 = CLKB = CLKP1/2 = CLKRC = 100kHz Flash 0 wait	-	0.16	-	mA	$T_A = +25^{\circ}C$
	I_{CCRCL}			-	-	3.5	mA	$T_A = +105$ °C
			(CLKMC, CLKPLL and CLKSC stopped)	-	-	5	mA	$T_A = +125$ °C
			Sub Run mode with CLKS1/2 = CLKB = CLKP1/2 = 32kHz	-	0.1	-	mA	$T_A = +25$ °C
	I_{CCSUB}		Flash 0 wait	-	-	3.3	mA	$T_A = +105$ °C
			(CLKMC, CLKPLL and CLKRC stopped)	-	-	4.8	mA	$T_A = +125$ °C



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks					
Parameter	Symbol	name	Conditions	Min	Тур	Max	Ullit	Remarks					
		PLL Sleep mode with			PLL Sleep mode with		PLL Sleep mode with	PLL Sleep mode with	-	8.5	-	mA	$T_A = +25^{\circ}C$
	I _{CCSPLL}		CLKS1/2 = CLKP1/2 = 32MHz (CLKRC and CLKSC	-	-	14	mA	$T_A = +105$ °C					
			stopped)	-	-	15.5	mA	$T_A = +125$ °C					
			Main Sleep mode with CLKS1/2 = CLKP1/2 =	-	1	-	mA	$T_A = +25^{\circ}C$					
	I _{CCSMAIN}		4MHz, SMCR:LPMSS = 0	-	-	4.5	mA	$T_A = +105$ °C					
			(CLKPLL, CLKRC and CLKSC stopped)	-	-	6	mA	$T_A = +125$ °C					
_		Vcc	RC Sleep mode with CLKS1/2 = CLKP1/2 = CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKMC, CLKPLL and CLKSC stopped)	-	0.6	-	mA	$T_A = +25^{\circ}C$					
Power supply current in Sleep modes*1	I _{CCSRCH}			-	-	3.8	mA	$T_A = +105$ °C					
				-	-	5.3	mA	$T_A = +125$ °C					
			RC Sleep mode with CLKS1/2	-	0.07	-	mA	$T_A = +25^{\circ}C$					
	I _{CCSRCL}		= CLKP1/2 = CLKRC = 100kHz (CLKMC, CLKPLL and	-	-	2.8	mA	$T_A = +105$ °C					
I _{CCSSUB}			CLKSC stopped)	-	-	4.3	mA	$T_A = +125$ °C					
			Sub Sleep mode with CLKS1/2 = CLKP1/2 = 32kHz, (CLKMC, CLKPLL and CLKRC stopped)	-	0.04	-	mA	$T_A = +25^{\circ}C$					
	I_{CCSSUB}			-	-	2.5	mA	$T_A = +105$ °C					
				-	-	4	mA	$T_A = +125^{\circ}C$					



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
i arameter	Symbol	name	Conditions	Min	Тур	Max	Oilit	Remarks
				-	1800	2250	μΑ	$T_A = +25^{\circ}C$
	I _{CCTPLL}		PLL Timer mode with CLKPLL = 32MHz (CLKRC and CLKSC stopped)	-	-	3220	μΑ	$T_A = +105^{\circ}C$
I _{CCTMAIN}		11 /	-	-	4205	μА	$T_A = +125^{\circ}C$	
		Main Timer mode with	-	285	330	μΑ	$T_A = +25^{\circ}C$	
		CLKMC = 4MHz, SMCR:LPMSS = 0 (CLKPLL, CLKRC and CLKSC	-	-	1195	μΑ	$T_A = +105^{\circ}C$	
		stopped)		-	2165	μΑ	$T_A = +125^{\circ}C$	
_		Vcc	RC Timer mode with CLKRC = 2MHz, SMCR:LPMSS = 0 (CLKPLL, CLKMC and CLKSC stopped)	-	160	215	μΑ	$T_A = +25^{\circ}C$
Power supply current in Timer modes*2	I _{CCTRCH}			-	-	1095	μΑ	$T_A = +105^{\circ}C$
				-	-	2075	μΑ	$T_A = +125^{\circ}C$
			RC Timer mode with	-	35	75	μΑ	$T_A = +25^{\circ}C$
	I _{CCTRCL}		CLKRC = 100kHz (CLKPLL, CLKMC and CLKSC	-	-	905	μΑ	$T_A = +105^{\circ}C$
I _{CC}			stopped)	-	-	1880	μΑ	$T_A = +125^{\circ}C$
			Sub Timer mode with CLKSC = 32kHz (CLKMC, CLKPLL and CLKRC	-	25	65	μА	$T_A = +25^{\circ}C$
	I _{CCTSUB}			-	-	885	μΑ	$T_A = +105^{\circ}C$
			stopped)	-	-	1850	μΑ	$T_A = +125^{\circ}C$



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Farailleter	Symbol	name	Conditions	Min	Тур	Max	Offic	Remarks
				-	20	60	μΑ	$T_A = +25^{\circ}C$
Power supply current in Stop mode*3	I _{CCH}		-	-	-	880	μΑ	T _A =+105°C
				-	-	1845	μΑ	T _A =+125°C
Flash Power Down current	I _{CCFLASHPD}		-	-	36	70	μΑ	
Power supply current for active Low	I	Vcc	Low voltage detector	-	5	-	μΑ	$T_A = +25^{\circ}C$
Voltage detector*4	I _{CCLVD}		enabled	-	-	12.5	μΑ	T _A =+125°C
Flash Write/	T			-	12.5	-	mA	$T_A = +25^{\circ}C$
Erase current*5	I _{CCFLASH}		-	-	-	20	mA	T _A =+125°C

^{*1:} The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. See chapter "Standby mode and voltage regulator control circuit" of the Hardware Manual for further details about voltage regulator control. Current for "On Chip Debugger" part is not included. Power supply current in Run mode does not include Flash Write / Erase current.

The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

^{*2:} The power supply current in Timer mode is the value when Flash is in Power-down / reset mode.

When Flash is not in Power-down / reset mode, I_{CCFLASHPD} must be added to the Power supply current.

^{*3:} The power supply current in Stop mode is the value when Flash is in Power-down / reset mode.

^{*4:} When low voltage detector is enabled, I_{CCLVD} must be added to Power supply current.

^{*5}: When Flash Write / Erase program is executed, I_{CCFLASH} must be added to Power supply current.



14.3.2 Pin Characteristics

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
	37	Port inputs	-	$V_{CC} \times 0.7$	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IH}	Pnn_m	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	AUTOMOTIVE Hysteresis input
	V _{IHX0S}	X0	External clock in "Fast Clock Input mode"	VD × 0.8	-	VD	V	VD=1.8V±0.15V
"H" level input voltage	V _{IHX0AS}	X0A	External clock in "Oscillation mode"	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
C	V _{IHR}	RSTX	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	CMOS Hysteresis input
	V _{IHM}	MD	-	V _{CC} - 0.3	-	V _{CC} + 0.3	V	CMOS Hysteresis input
V_{IHD}		DEBUG I/F	-	2.0	-	V _{CC} + 0.3	V	TTL Input
	37	Port inputs	-	V _{SS} - 0.3	-	V _{CC} × 0.3	V	CMOS Hysteresis input
	V _{IL}	Pnn_m	-	V _{SS} - 0.3	-	V _{CC} × 0.5	V	AUTOMOTIVE Hysteresis input
	V _{ILX0S}	X0	External clock in "Fast Clock Input mode"	V _{SS}	-	VD × 0.2	V	VD=1.8V±0.15V
"L" level input voltage	V _{ILX0AS}	X0A	External clock in "Oscillation mode"	V _{SS} - 0.3	-	V _{CC} × 0.2	V	
	V _{ILR}	RSTX	-	V _{SS} - 0.3	-	V _{CC} × 0.2	V	CMOS Hysteresis input
	V _{ILM}	MD	-	V _{SS} - 0.3	-	V _{SS} + 0.3	V	CMOS Hysteresis input
	V _{ILD}	DEBUG I/F	-	V _{SS} - 0.3	-	0.8	V	TTL Input
"H" level	V_{OH4}	4mA type	$\begin{aligned} 4.5 & \text{V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{V} \\ & \text{I}_{\text{OH}} = -4 \text{mA} \\ & 2.7 & \text{V} \leq \text{V}_{\text{CC}} < 4.5 \text{V} \\ & \text{I}_{\text{OH}} = -1.5 \text{mA} \end{aligned}$	V _{CC} - 0.5	-	V _{CC}	V	
output voltage	V _{OH3}	3mA type	$\begin{split} I_{OH} &= -1.5 mA \\ 4.5 V &\leq V_{CC} \leq 5.5 V \\ I_{OH} &= -3 mA \\ 2.7 V &\leq V_{CC} < 4.5 V \\ I_{OH} &= -1.5 mA \end{split}$	V _{CC} - 0.5	-	V _{CC}	V	
"L" level	V_{OL4}	4mA type	$4.5V \le V_{CC} \le 5.5V$ $I_{OL} = +4mA$ $2.7V \le V_{CC} < 4.5V$	-	-	0.4	V	
output voltage	V _{OL3}	3mA type	$\begin{split} &I_{OL} = +1.7 mA \\ &2.7 V \leq V_{CC} < 5.5 V \\ &I_{OL} = +3 mA \\ &V_{CC} = 2.7 V \end{split}$	-	-	0.4	V	
	V _{OLD}	DEBUG I/F	$V_{CC} = 2.7V$ $I_{OL} = +25mA$	0	-	0.25	V	



Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Parameter	Syllibol	Fill liaille	Conditions	Min	Тур	Max	Onit	Remarks
Input leak current	I_{IL}	Pnn_m	$ \begin{aligned} &V_{SS} < V_{I} < V_{CC} \\ &AV_{SS} < V_{I} < \\ &AV_{CC}, AVRH \end{aligned} $	- 1	-	+ 1	μА	
Pull-up resistance value	R _{PU}	Pnn_m	$V_{CC} = 5.0V \pm 10\%$	25	50	100	kΩ	
Input capacitance	C _{IN}	Other than C, Vcc, Vss, AVcc, AVss, AVRH	-	-	5	15	pF	





14.4 AC Characteristics

14.4.1 Main Clock Input Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, VD=1.8V\pm0.15V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

				Value				
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks	
			4	-	8	MHz	When using a crystal oscillator, PLL off	
Input frequency	$f_{\rm C}$	X0, X1	-	-	8	MHz	When using an opposite phase external clock, PLL off	
			4	-	8	MHz	When using a crystal oscillator or opposite phase external clock, PLL on	
	$ m f_{FCI}$	X0	-	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL off	
Input frequency			4	-	8	MHz	When using a single phase external clock in "Fast Clock Input mode", PLL on	
Input clock cycle	t _{CYLH}	-	125	-	-	ns		
Input clock pulse width	P _{WH} , P _{WL}	-	55	-	-	ns		









14.4.2 Sub Clock Input Characteristics

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Parameter	Symbol	name		Min	Тур	Max	Unit	Nemarks
Input frequency		X0A, X1A	-	-	32.768	-	kHz	When using an oscillation circuit
	f _{CL}		-	-	-	100	kHz	When using an opposite phase external clock
		X0A	-	-	-	50	kHz	When using a single phase external clock
Input clock cycle	t _{CYLL}	-	-	10	-	-	μS	
Input clock pulse width	-	-	P _{WH} /t _{CYLL} , P _{WL} /t _{CYLL}	30	-	70	%	







14.4.3 Built-in RC Oscillation Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$

Parameter	Symbol		Value		Unit	Remarks
Parameter	Syllibol	Min	Тур	Max	Offic	Remarks
Clock frequency	f	50	100	200	kHz	When using slow frequency of RC oscillator
	f _{RC}	1	2	4	MHz	When using fast frequency of RC oscillator
RC clock stabilization time	t	80	160	320	μs	When using slow frequency of RC oscillator (16 RC clock cycles)
	t _{RCSTAB}	64	128	256	μS	When using fast frequency of RC oscillator (256 RC clock cycles)

14.4.4 Internal Clock Timing


Parameter	Cumbal	Va	Unit	
Parameter	Symbol	Min Max		
Internal System clock frequency (CLKS1 and CLKS2)	f _{CLKS1} , f _{CLKS2}	-	54	MHz
Internal CPU clock frequency (CLKB), Internal peripheral clock frequency (CLKP1)	fclkв, fclkp1	-	32	MHz
Internal peripheral clock frequency (CLKP2)	f _{CLKP2}	-	32	MHz



14.4.5 Operating Conditions of PLL

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C})$


Parameter	Symbol	Value			Unit	Remarks	
Farameter	Syllibol	Min	Тур	Max	Onit	Kemarks	
PLL oscillation stabilization wait time	t _{LOCK}	1	-	4	ms	For CLKMC = 4MHz	
PLL input clock frequency	f _{PLLI}	4	-	8	MHz		
PLL oscillation clock frequency	f _{CLKVCO}	56	-	108	MHz	Permitted VCO output frequency of PLL (CLKVCO)	
PLL phase jitter	t _{PSKEW}	-5	-	+5	ns	For CLKMC (PLL input clock) ≥ 4MHz	



14.4.6 Reset Input

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V,
$$T_A$$
 = -40°C to + 125°C)


Parameter	Symbol	Pin name	Va	Unit	
r drameter	Cymbol	T III Hame	Min	Max	O i iii
Reset input time		DOTY	10	-	μS
Rejection of reset input time	trstl	RSTX	1	-	μs





14.4.7 Power-on Reset Timing

Parameter	Symbol	Pin name		Value	Unit	
	Symbol	Fill Hallie	Min	Тур	Max	Offic
Power on rise time	t _R	Vcc	0.05	-	30	ms
Power off time	t _{OFF}	Vcc	1	-	-	ms





14.4.8 USART Timing

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, C_L = 50pF)$

Parameter	Symbo	Pin	Conditions		_{cc} < 5.5V		$V_{CC} < 4.5V$	Unit
- arameter	I	name	Conditions	Min	Max	Min	Max	Oilit
Serial clock cycle time	t _{SCYC}	SCKn		4t _{CLKP1}	-	4t _{CLKP}	-	ns
$SCK \downarrow \to SOT \ delay \ time$	t _{SLOVI}	SCKn, SOTn		- 20	+ 20	- 30	+ 30	ns
$SOT \rightarrow SCK \uparrow delay time$	tovshi	SCKn, SOTn	Internal shift clock mode	N×t _{CLKP1} - 20	-	N×t _{CL} KP1 - 30*	-	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHI}	SCKn, SINn		t _{CLKP1} + 45	-	t _{CLKP1} + 55	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXI}	SCKn, SINn		0	-	0	-	ns
Serial clock "L" pulse width	t _{SLSH}	SCKn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
Serial clock "H" pulse width	t _{SHSL}	SCKn		t _{CLKP1} + 10	•	t _{CLKP1} + 10	-	ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVE}	SCKn, SOTn	External abift	-	2t _{CLKP1} + 45	-	2t _{CLKP1} + 55	ns
$SIN \rightarrow SCK \uparrow setup time$	t _{IVSHE}	SCKn, SINn	External shift clock mode	t _{CLKP1} /2 + 10	-	t _{CLKP1} / 2 + 10	-	ns
$SCK \uparrow \rightarrow SIN \text{ hold time}$	t _{SHIXE}	SCKn, SINn		t _{CLKP1} + 10	-	t _{CLKP1} + 10	-	ns
SCK fall time	t_{F}	SCKn		-	20	-	20	ns
SCK rise time	t _R	SCKn		-	20	-	20	ns


Notes:


- · AC characteristic in CLK synchronized mode.
- C_L is the load capacity value of pins when testing.
- Depending on the used machine clock frequency, the maximum possible baud rate can be limited by some parameters. These parameters are shown in "MB96600 series HARDWARE MANUAL".
- t_{CLKP1} indicates the peripheral clock 1 (CLKP1), Unit: ns
- These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKn and SOTn_R is not guaranteed.
- *: Parameter N depends on t_{SCYC} and can be calculated as follows:
 - If $t_{SCYC} = 2 \times k \times t_{CLKP1}$, then N = k, where k is an integer > 2
 - If $t_{SCYC} = (2 \times k + 1) \times t_{CLKP1}$, then N = k + 1, where k is an integer > 1

Examples:

tscyc	N
4 × t _{CLKP1}	2
$5 \times t_{CLKP1}, 6 \times t_{CLKP1}$	3
$7 \times t_{CLKP1}, 8 \times t_{CLKP1}$	4










14.4.9 External Input Timing

Doromotor	Cumbal	Pin name	Value		Unit	Remarks
Parameter	r Symbol Pin name Min		Max	Ullit	Remarks	
		Pnn_m				General Purpose I/O
		ADTG				A/D Converter trigger input
		TINn				Reload Timer
		TTGn	$ \begin{array}{c} -2t_{\text{CLKP1}} + 200 \\ (t_{\text{CLKP1}} = \\ 1/f_{\text{CLKP1}})^* \end{array} $	-		PPG trigger input
		FRCKn,			ns	Free-Running Timer input
Input pulse width	t _{INH} ,	FRCKn_R			113	clock
input puise width	$t_{ m INL}$	INn, INn_R				Input Capture
		AINn,				Quadrature
		BINn,				Position/Revolution
		ZINn				Counter
		INTn, INTn_R	200		ne	External Interrupt
		NMI	200	-	ns	Non-Maskable Interrupt

^{*:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time except stop when in stop mode.






14.4.10 PC Timing

Parameter	Symbol	Conditions	Typic	al mode	High-spe	ed mode*4	Unit
Parameter	Symbol	Conditions	Min	Max	Min	Max	Ullit
SCL clock frequency	f _{SCL}		0	100	0	400	kHz
(Repeated) START condition hold							
time	t _{HDSTA}		4.0	-	0.6	-	μS
$SDA \downarrow \rightarrow SCL \downarrow$							Ţ
SCL clock "L" width	t _{LOW}		4.7	-	1.3	-	μS
SCL clock "H" width	t _{HIGH}		4.0	-	0.6	-	μS
(Repeated) START condition setup							
time	t _{SUSTA}		4.7	-	0.6	-	μS
$SCL \uparrow \rightarrow SDA \downarrow$		$C_L = 50pF,$ $R = (Vp/I_{OL})^{*1}$					
Data hold time	4	$R = (Vp/I_{OL})^{*1}$	0	3.45* ²	0	0.9*3	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}		0	3.43	0	0.9	μS
Data setup time	t		250	_	100	_	ns
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t _{SUDAT}		250	_	100	_	115
STOP condition setup time	4		4.0		0.6	_	0
$\operatorname{SCL} \uparrow \to \operatorname{SDA} \uparrow$	t _{SUSTO}		4.0	-	0.6	-	μS
Bus free time between							
"STOP condition" and	t _{BUS}		4.7	-	1.3	-	μS
"START condition"							
Dulgo width of onikes which will be				(4.4.5)		(4.4.5)	
Pulse width of spikes which will be	t _{SP}	-	0	(1-1.5) ×	0	(1-1.5) × t _{CLKP1} *5	ns
suppressed by input noise filter				t _{CLKP1} *°		CLKP1	

 $^{^{\}star 1}$: R and C_L represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I_{OL} indicates V_{OL} guaranteed current.

^{*5:} t_{CLKP1} indicates the peripheral clock1 (CLKP1) cycle time.



^{*2:} The maximum t_{HDDAT} only has to be met if the device does not extend the "L" width (t_{LOW}) of the SCL signal.

^{*3:} A high-speed mode I²C bus device can be used on a standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250ns".

^{*4:} For use at over 100kHz, set the peripheral clock1 (CLKP1) to at least 6MHz.



14.5 A/D Converter

14.5.1 Electrical Characteristics for the A/D Converter

D	0	D:		Value		1111	D
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	10	bit	
Total error	-	-	- 3.0	-	+ 3.0	LSB	
Nonlinearity error	-	-	- 2.5	-	+ 2.5	LSB	
Differential Nonlinearity error	-	-	- 1.9	-	+ 1.9	LSB	
Zero transition voltage	V _{ОТ}	ANn	Тур - 20	AV _{SS} +0.5LSB	Typ + 20	mV	
Full scale transition voltage	V _{FST}	ANn	Typ - 20	AVRH - 1.5LSB	Typ + 20	mV	
Compare time*	_	_	1.0	-	5.0	μs	$4.5V \le AV_{CC} \le 5.5V$
Compare time	-	_	2.2	-	8.0	μs	$2.7V \le AV_{CC} < 4.5V$
Sampling time*	_		0.5	-	-	μs	$4.5V \le AV_{CC} \le 5.5V$
Sampling time	_	-	1.2	-	-	μs	$2.7V \le AV_{CC} < 4.5V$
	I_A		-	2.0	3.1	mA	A/D Converter active
Power supply current	I_{AH}	AV _{CC}	-	-	3.3	μΑ	A/D Converter not operated
Reference power supply current	I_R	AVRH	-	520	810	μΑ	A/D Converter active
(between AVRH and AV_{SS})	I_{RH}	AVKII	-	-	1.0	μΑ	A/D Converter not operated
Analog input capacity	C _{VIN}	ANn	-	-	15.9	pF	
Analog impedance	D	ANn	-	-	2050	Ω	$4.5V \le AV_{CC} \le 5.5V$
Analog Impedance	R_{VIN}	AINII	-	-	3600	Ω	$2.7V \le AV_{CC} < 4.5V$
Analog port input current (during conversion)	I _{AIN}	ANn	- 0.3	-	+ 0.3	μΑ	AV _{SS} < V _{AIN} < AV _{CC} , AVRH
Analog input voltage	V _{AIN}	ANn	AV_{SS}	-	AVRH	V	
Reference voltage range	-	AVRH	AV _{CC} - 0.1	-	AV _{CC}	V	
Variation between channels	-	ANn	-	-	4.0	LSB	


^{*:} Time for each channel.



14.5.2 Accuracy and Setting of the A/D Converter Sampling Time

If the external impedance is too high or the sampling time too short, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting the A/D conversion precision.

To satisfy the A/D conversion precision, a sufficient sampling time must be selected. The required sampling time (Tsamp) depends on the external driving impedance R_{ext}, the board capacitance of the A/D converter input pin C_{ext} and the AV_{CC} voltage level. The following replacement model can be used for the calculation:



Rext: External driving impedance

Cext: Capacitance of PCB at A/D converter input

C_{VIN}: Analog input capacity (I/O, analog switch and ADC are contained) R_{VIN}: Analog input impedance (I/O, analog switch and ADC are contained)

The following approximation formula for the replacement model above can be used: Tsamp = $7.62 \times (Rext \times Cext + (Rext + R_{VIN}) \times C_{VIN})$

• Do not select a sampling time below the absolute minimum permitted value. (0.5 μ s for 4.5V \leq AV_{CC} \leq 5.5V, 1.2 μ s for 2.7V \leq AV_{CC} < 4.5V)

- If the sampling time cannot be sufficient, connect a capacitor of about 0.1μF to the analog input pin.
- A big external driving impedance also adversely affects the A/D conversion precision due to the pin input leakage current IIL (static current before the sampling switch) or the analog input leakage current IAIN (total leakage current of pin input and comparator during sampling). The effect of the pin input leakage current IIL cannot be compensated by an external capacitor.
- The accuracy gets worse as |AVRH AVSS| becomes smaller.



14.5.3 Definition of A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Nonlinearity error : Deviation of the actual conversion characteristics from a straight line that connects the zero

transition point (0b0000000000 \longleftrightarrow 0b0000000001) to the full-scale transition point

 $(0b11111111110 \longleftrightarrow 0b1111111111).$

• Differential nonlinearity error : Deviation from the ideal value of the input voltage that is required to change the


output code by 1LSB.

• Total error : Difference between the actual value and the theoretical value. The total error includes zero

transition error, full-scale transition error and nonlinearity error.

• Zero transition voltage : Input voltage which results in the minimum conversion value.

• Full scale transition voltage: Input voltage which results in the maximum conversion value.



Nonlinearity error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$$
 [LSB]


Differential nonlinearity error of digital output N =
$$\frac{V_{(N+1)T} - V_{NT}}{1LSB}$$
 - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022}$$

N : A/D converter digital output value.

 V_{OT} : Voltage at which the digital output changes from 0x000 to 0x001. V_{FST} : Voltage at which the digital output changes from 0x3FE to 0x3FF. V_{NT} : Voltage at which the digital output changes from 0x(N - 1) to 0xN.





1LSB (Ideal value) =
$$\frac{AVRH - AV_{SS}}{1024}$$
 [V]

Total error of digital output N =
$$\frac{V_{NT} - \{1LSB \times (N-1) + 0.5LSB\}}{1LSB}$$

N : A/D converter digital output value.

 V_{NT} : Voltage at which the digital output changes from 0x(N + 1) to 0xN.

V_{OT} (Ideal value) = AV_{SS} + 0.5LSB[V] V_{FST} (Ideal value) = AVRH - 1.5LSB[V]




14.6 Low Voltage Detection Function Characteristics


Parameter	Cymbal	Conditions		Value		Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
	V_{DL0}	CILCR:LVL = 0000 _B	2.70	2.90	3.10	V
	V_{DL1}	CILCR:LVL = 0001 _B	2.79	3.00	3.21	V
	V_{DL2}	CILCR:LVL = 0010 _B	2.98	3.20	3.42	V
Detected voltage*1	V_{DL3}	CILCR:LVL = 0011 _B	3.26	3.50	3.74	V
	V_{DL4}	CILCR:LVL = 0100 _B	3.45	3.70	3.95	V
	V_{DL5}	CILCR:LVL = 0111 _B	3.73	4.00	4.27	V
	V_{DL6}	CILCR:LVL = 1001 _B	3.91	4.20	4.49	V
Power supply voltage change rate ²	dV/dt	-	- 0.004	-	+ 0.004	V/µs
Lhustana dia middle		CILCR:LVHYS=0	-	-	50	mV
Hysteresis width	V _{HYS}	CILCR:LVHYS=1	80	100	120	mV
Stabilization time	T _{LVDSTAB}	-	-	-	75	μЅ
Detection delay time	t _d	-	-	-	30	μS


^{*1:} If the power supply voltage fluctuates within the time less than the detection delay time (t_d), there is a possibility that the low voltage detection will occur or stop after the power supply voltage passes the detection range.

^{*2}: In order to perform the low voltage detection at the detection voltage (V_{DLX}), be sure to suppress fluctuation of the power supply voltage within the limits of the change ration of power supply voltage.











14.7 Flash Memory Write/Erase Characteristics

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 125^{\circ}C)$

Parar	Parameter			Value		Unit	Remarks	
- arai		Conditions	Min	Тур	Max	Oint	Remarks	
	Large Sector	Ta≤+ 105°C	-	1.6	7.5	s		
Sector erase time	Small Sector	-	-	0.4	2.1	s	Includes write time prior to internal erase.	
	Security Sector	-	-	0.31	1.65	S		
Word (16-bit) write	Large Sector	Ta≤+105°C	-	25	400	μs	Not including system-level overhead	
time	Small Sector	-	-	25	400	μs	time.	
Chip erase time		Ta≤+105°C	-	11.51	55.05	s	Includes write time prior to internal erase.	

Note:

While the Flash memory is written or erased, shutdown of the external power (V_{CC}) is prohibited. In the application system where the external power (V_{CC}) might be shut down while writing or erasing, be sure to turn the power off by using a low voltage detection function.

To put it concrete, change the external power in the range of change ration of power supply voltage (-0.004V/ μ s to +0.004V/ μ s) after the external power falls below the detection voltage (V_{DLX})¹.

Write/Erase cycles and data hold time

Write/Erase cycles (cycle)	Data hold time (year)
1,000	20 *2
10,000	10 *2
100,000	5 *2

^{*1:} See "Low Voltage Detection Function Characteristics".


^{*2:} This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at + 85°C).




15. Example Characteristics

This characteristic is an actual value of the arbitrary sample. It is not the guaranteed value.


■MB96F637








■MB96F637







■Used setting

Mode	Selected Source Clock	Clock/Regulator and FLASH Settings
Run mode	PLL	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32MHz
	Main osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 4MHz
	RC clock fast	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 2MHz
	RC clock slow	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 100kHz
	Sub osc.	CLKS1 = CLKS2 = CLKB = CLKP1 = CLKP2 = 32kHz
Sleep mode	PLL	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	Main osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 4MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock fast	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 2MHz Regulator in High Power Mode, (CLKB is stopped in this mode)
	RC clock slow	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 100kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
	Sub osc.	CLKS1 = CLKS2 = CLKP1 = CLKP2 = 32kHz Regulator in Low Power Mode, (CLKB is stopped in this mode)
Timer mode	PLL	CLKMC = 4MHz, CLKPLL = 32MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	Main osc.	CLKMC = 4MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock fast	CLKMC = 2MHz (System clocks are stopped in this mode) Regulator in High Power Mode, FLASH in Power-down / reset mode
	RC clock slow	CLKMC = 100kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
	Sub osc.	CLKMC = 32 kHz (System clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode
Stop mode	stopped	(All clocks are stopped in this mode) Regulator in Low Power Mode, FLASH in Power-down / reset mode



16. Ordering Information

MCU with CAN controller

Part number	Flash memory	Package*		
MB96F633RBPMC-GSE1	Flash A	80-pin plastic LQFP		
MB96F633RBPMC-GSE2	(96.5KB)	(FPT-80P-M21)		
MB96F635RBPMC-GSE1	Flash A	80-pin plastic LQFP		
MB96F635RBPMC-GSE2	(160.5KB)	(FPT-80P-M21)		
MB96F636RBPMC-GSE1	Flash A	80-pin plastic LQFP		
MB96F636RBPMC-GSE2	(288.5KB)	(FPT-80P-M21)		
MB96F637RBPMC-GSE1	Flash A	80-pin plastic LQFP		
MB96F637RBPMC-GSE2	(416.5KB)	(FPT-80P-M21)		

^{*:} For details about package, see "Package Dimension".


MCU without CAN controller


Part number	Flash memory	Package*
MB96F633ABPMC-GSE1	Flash A	80-pin plastic LQFP
MB96F633ABPMC-GSE2	(96.5KB)	(FPT-80P-M21)
MB96F635ABPMC-GSE1	Flash A	80-pin plastic LQFP
MB96F635ABPMC-GSE2	(160.5KB)	(FPT-80P-M21)

^{*:} For details about package, see "Package Dimension".



17. Package Dimension







18. Major Changes

Spansion Publication Number: MB96F636-DS704-00012

Page	Section	Change Results
Revision 1	1.0	
-	-	PRELIMINARY → Data sheet
	Features	Changed the description of "System clock"
2		Up to 16 MHz external clock for devices with fast clock input feature
_		→
	_	Up to 8 MHz external clock for devices with fast clock input feature
		Changed the description of "External Interrupts"
		Interrupt mask and pending bit per channel →
		Interrupt mask bit per channel
4		Changed the description of "Built-in On Chip Debugger"
		- Event sequencer: 2 levels
		\rightarrow
		- Event sequencer: 2 levels + reset
	Product Lineup	Added the Product
_		Changed the Remark of RLT
5		RLT 0/1/6 Only RLT6 can be used as PPG clock source
		→ RLT 0/1/6
	Block Diagram	Deleted the block of RLT6 from PPG block
	Block Diagram	Changed the RLT block
6		2ch
•		→ ·
		0/1/6 3ch
	Pin Description	Changed the Description of PPGn_B
8		Programmable Pulse Generator n output (8bit)
Ü		→
	I/O Circuit Tire	Programmable Pulse Generator n output (16bit/8bit)
	I/O Circuit Type	Changed the figure of type B
		Changed the Remarks of type B (CMOS hysteresis input with input shutdown function,
13		I _{OL} = 4mA, I _{OH} = -4mA, Programmable pull-up resister)
		→
		(CMOS level output ($I_{OL} = 4mA$, $I_{OH} = -4mA$), Automotive input with
		input shutdown function and programmable pull-up resistor)
14		Changed the figure of type G
	Memory Map	Changed the START addresses of Boot-ROM
17		0F:E000 _H
-		→ 0F-C000
	Hear Dam Maman, Man Far Flesh Davissa	0F:C000 _H
	User Rom Memory Map For Flash Devices	Changed the annotation Others (from DF:0200 _H to DF:1FFF _H) are all mirror area of SAS-512B.
19		Others (Hoth Dr.0200 _H to Dr.1FFF _H) are all filling area of SAS-512B. \rightarrow
		Others (from DF:0200 _H to DF:1FFF _H) is mirror area of SAS-512B.



Page	Section	Change Results
	Interrupt Vector Table	Changed the Description of CALLV0 to CALLV7 Reserved →
		CALLV instruction
		Changed the Description of RESET Reserved
		→ -
21		Reset vector
		Changed the Description of INT9 Reserved →
		INT9 instruction
		Changed the Description of EXCEPTION Reserved
		→
		Undefined instruction execution
		Changed the Vector name of Vector number 64 PPGRLT
		→ RLT6
22		Changed the Description of Vector number 64
		Reload Timer 6 can be used as PPG clock source →
		Reload Timer 6
25 to 28	Handling Precautions	Added a section
	Handling Devices	Added the description to "3. External clock usage"
		(3) Opposite phase external clock
		Changed the description in "7. Turn on sequence of power supply to A/D converter and analog inputs"
30		In this case, the voltage must not exceed AVRH or AV_{CC}
		In this case, AVRH must not exceed AV _{CC} . Input voltage for ports shared with analog input ports also must not exceed AV _{CC}
31	-	Added the description "12. Mode Pin (MD)"
<u> </u>	Electrical Characteristics	Changed the annotation *4
	Absolute Maximum Ratings	Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset (except devices with persistent
33		low voltage reset in internal vector mode). →
		Note that if the +B input is applied during power-on, the power supply
		is provided from the pins and the resulting supply voltage may not be sufficient to operate the Power reset.
	1. Absolute Maximum Ratings	Added the annotation *4
		The DEBUG I/F pin has only a protective diode against V _{SS} . Hence it
33		is only permitted to input a negative clamping current (4mA). For
		protection against positive input voltages, use an external clamping diode which limits the input voltage to maximum 6.0V.
	2. Recommended Operating Conditions	Added the Value and Remarks to "Power supply voltage" Min: 2.0V
		Typ: -
		Max: 5.5V
		Remarks: Maintains RAM data in stop mode
35		Changed the Value of "Smoothing capacitor at C pin"
		Typ: 1.0μ F $\rightarrow 1.0\mu$ F to 3.9μ F
		Max: $1.5\mu F \rightarrow 4.7\mu F$ Changed the Remarks of "Smoothing capacitor at C pin"
		Deleted "(Target value)"
		Added "3.9µF (Allowance within ± 20%)"



Page	Section	Change Results
	3. DC Characteristics	Deleted "(Target value)" from Remarks
	(1) Current Rating	Added the Symbol to "Power supply current in Run modes"
		I _{CCRCH} , I _{CCRCL}
		Changed the Conditions of I _{CCPLL} , I _{CCMAIN} , I _{CCSUB} in "Power supply
		current in Run modes"
		"Flash 0 wait" is added Changed the Value of "Power supply current in Run modes"
		Icopul
36		Max: 37.5mA \rightarrow 37mA (T _A = +105°C)
		Max: $39mA \rightarrow 38.5mA (T_A = +125^{\circ}C)$
		I _{CCMAIN}
		Max: $9mA \rightarrow 8mA (T_A = +105^{\circ}C)$
		Max: 10.5mA \rightarrow 9.5mA (T _A = +125°C)
		ICCSUB May: 6mA + 3.2mA (T = 1105°C)
		Max: $6mA \rightarrow 3.3mA (T_A = +105^{\circ}C)$ Max: $7.5mA \rightarrow 4.8mA (T_A = +125^{\circ}C)$
		Added the Symbol to "Power supply current in Sleep modes"
		Iccsrch, Iccsrch
		Changed the Conditions of I _{CCSMAIN} in "Power supply current in Sleep
		modes"
		"SMCR:LPMSS=0" is added
		Changed the Value of "Power supply current in Sleep modes"
		ICCSPLL
37		Typ: $10\text{mA} \rightarrow 8.5\text{mA} (T_A = +25^{\circ}\text{C})$
31		Max : 15mA → 14mA (T_A = +105°C) Max : 16.5mA → 15.5mA (T_A = +125°C)
		Iccsmain
		Max: $7\text{mA} \rightarrow 4.5\text{m A} (T_A = +105^{\circ}\text{C})$
		$Max: 8.5mA \rightarrow 6mA (T_A = +125°C)$
		I _{CCSSUB}
		Typ: $0.08\text{mA} \rightarrow 0.04\text{m A} \ (T_A = +25^{\circ}\text{C})$
		Max: $4mA \rightarrow 2.5m A (T_A = +105^{\circ}C)$
	4	Max: $5.5mA \rightarrow 4mA (T_A = +125^{\circ}C)$ Added the Symbol to "Power supply current in Timer modes"
		I _{CCTPLL}
		Changed the Conditions of I _{CCTMAIN} , I _{CCTRCH} in "Power supply current in
		Timer modes"
		"SMCR:LPMSS=0" is added
		Changed the Value of "Power supply current in Timer modes"
		I _{CCTMAIN}
		Max: $355\mu A \rightarrow 330\mu A$ ($T_A = +25^{\circ}C$)
		Max: 1300μA → 1195μA ($T_A = +105$ °C) Max: 2310μA → 2165μA ($T_A = +125$ °C)
		I _{CCTRCH} → 2103μA (1 _A = +125 C)
38		Max: $245\mu A \rightarrow 215\mu A (T_A = +25^{\circ}C)$
		Max: 1215μA \rightarrow 1095μA (T _A = +105°C)
		Max: $2215\mu A \rightarrow 2075\mu A (T_A = +125^{\circ}C)$
		ICCTRCL
		Max: $105\mu A \rightarrow 75\mu A (T_A = +25^{\circ}C)$
		Max: 1010μA \rightarrow 905μA (T _A = +105°C)
		Max: 2015μA → 1880μA (T _A = +125°C)
		Max: 90μ A \rightarrow 65 μ A (T_A = +25°C)
		Max: $985\mu A \rightarrow 885\mu A$ ($T_A = +105^{\circ}C$)
		Max: 1990μA \rightarrow 1850μA (T _A = +125°C)



Page	Section	Change Results
	DC Characteristics (1) Current Rating	Changed the Value of "Power supply current in Stop modes" I_{CCH} Max: $90\mu A \rightarrow 60\mu A$ ($T_A = +25^{\circ}C$) Max: $985\mu A \rightarrow 880\mu A$ ($T_A = +105^{\circ}C$) Max: $1985\mu A \rightarrow 1845\mu A$ ($T_A = +125^{\circ}C$)
		Added the Symbol
		Changed the Value and condition of "Power supply current for active Low Voltage detector" ICCLVD
		Typ: 5μA, Max: 15μA, Remarks: nothing → Typ: 5μA, Max: -, Remarks: T _A = +25°C
		Typ: -, Max: 12.5µA, Remarks: T _A = +125°C
39		Changed the condition of "Flash Write/Erase current" IccFLASH Time 12 Fm A May 20m A Removies nothing
		Typ: 12.5mA, Max: 20mA, Remarks: nothing →
		Typ: 12.5mA, Max: -, Remarks: T _A = +25°C Typ: -, Max: 20mA, Remarks: T _A = +125°C
		Changed the annotation *2
		The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock connected to the Sub oscillator.
		→ When Flash is not in Power-down / reset mode, I _{CCFLASHPD} must be added to the Power supply current.
		The power supply current is measured with a 4MHz external clock connected to the Main oscillator and a 32kHz external clock
		connected to the Sub oscillator. The current for "On Chip Debugger" part is not included.
40	3. DC Characteristics	Added the Symbol for DEBUG I/F pin
40	(2) Pin Characteristics	V _{OLD}
		Changed the Pin name of "Input capacitance" Other than
		Vcc,
		Vss, AVcc.
		AVCC, AVss.
		AVRH
41		→ Other than
71		C,
		Vcc,
		Vss, AVcc,
		AVSS,
		AVRH
		Deleted the annotation "I _{OH} and I _{OL} are target value."
	4. AC Characteristics	Changed MAX frequency for f _{FCI} in all conditions
42	(1) Main Clock Input Characteristics	16→8
		Changed MIN frequency for t _{CYLH} 62.5→125
		Changed MIN, MAX and Unit for P _{WH} , P _{WL}
		MIN: 30→55
		MAX: 70→-
		Unit: %→ns Added the figure (t _{CYLH}) when using the external clock
43	4. AC Characteristics	
40	(2) Sub Clock Input Characteristics	Added the figure (t _{CYLL}) when using the crystal oscillator clock



Page	Section	Change Results	
44	4. AC Characteristics (3) Built-In RC Oscillation Characteristics	Added "RC clock stabilization time"	
	4. AC Characteristics (5) Operating Conditions Of PLL	Changed the Value of "PLL input clock frequency" Max: 16MHz → 8MHz	
45		Changed the Symbol of "PLL oscillation clock frequency" $f_{\text{PLLO}} \rightarrow f_{\text{CLKVCO}}$	
		Added Remarks to "PLL oscillation clock frequency"	
		Added " PLL phase jitter" and the figure	
	Ac Characteristics (6) Reset Input	Added the figure for reset input time (t _{RSTL})	
	4. Ac Characteristics (8) Usart Timing	Changed the condition (VCC = AVCC = 2.7V to 5.5V, VSS = AVSS = 0V, TA = -40°C to + 105°C)	
47		$\overrightarrow{\text{(V}_{\text{CC}}} = \text{AV}_{\text{CC}} = 2.7\text{V to } 5.5\text{V}, \text{ V}_{\text{SS}} = \text{AV}_{\text{SS}} = 0\text{V}, \text{ T}_{\text{A}} = -40^{\circ}\text{C to } + 125^{\circ}\text{C}, \text{ C}_{\text{L}} = 50\text{pF})$	
		Changed the HARDWARE MANUAL	
		"MB96630 series HARDWARE MANUAL"	
		→ WADOCCOO TO THE POWARD AND AND AND AND AND AND AND AND AND AN	
10	-	"MB96600 series HARDWARE MANUAL"	
48	4. AC Characteristics	Changed the figure for "Internal shift clock mode" Added parameter, "Noise filter" and an annotation *5 for it	
50	(10) I ² C Timing	Added t _{sP} to the figure	
	5. A/D Converter	Added "Analog impedance"	
51	(1) Electrical Characteristics For The A/D	Added "Variation between channels"	
31	Converter	Added the annotation	
	5. A/D Converter	Deleted the unit "[Min]" from approximation formula of Sampling time	
52	(2) Accuracy And Setting Of The A/D Converter Sampling Time	Deleted the drift [will] from approximation formula of campling time	
	5. A/D Converter	Changed the Description and the figure	
	(3) Definition Of A/D Converter Terms	"Linearity" → "Nonlinearity"	
		"Differential linearity error"	
		→ "Differential nonlinearity error"	
		Changed the Description	
		Linearity error:	
		Deviation of the line between the zero-transition point	
		(0b0000000000←→0b0000000001) and the full-scale transition point	
53		(0b111111110 \leftarrow \rightarrow 0b1111111111) from the actual conversion characteristics.	
		→ Nonlinearity error:	
		Deviation of the actual conversion characteristics from a straight line	
		that connects the zero transition point (0b0000000000 \longleftrightarrow 0b0000000001) to the full-scale transition point (0b11111111110 \longleftrightarrow	
		0b111111111).	
		Added the Description	
		"Zero transition voltage"	
		"Full scale transition voltage"	
55	6. Low Voltage Detection Function	Added the Value of "Power supply voltage change rate"	
	Characteristics	Max: +0.004 V/μs	
		Added "Hysteresis width" (V _{HYS}) Added "Stabilization time" (T _{LVDSTAB})	
		Added "Detection delay time" (t _d) Deleted the Remarks	
		Added the annotation *1, *2	
	-	Added the figure for "Hysteresis width"	
56		Added the figure for "Stabilization time"	
		Added the lighte for Stabilization tille	



Page	Section	Change Results
	7. Flash Memory Write/Erase Characteristics	Changed the Value of "Sector erase time"
		Added "Security Sector" to "Sector erase time"
		Changed the Parameter
		"Half word (16 bit) write time"
		→ (10 to 10
		"Word (16-bit) write time"
57		Changed the Value of "Chip erase time"
		Changed the Remarks of "Sector erase time"
		Excludes write time prior to internal erase
		Includes write time prior to internal erase
		Added the Note and annotation *1
		Deleted "(targeted value)" from title "Write/Erase cycles and data hold
		time"
58 to 60	Example Characteristics	Added a section
	Ordering Information	Changed part number
		MCU with CAN controller
61		MB96F636RAPMC-GSE1* → MB96F636RBPMC-GSE1
		MB96F636RAPMC-GSE2* → MB96F636RBPMC-GSE2
		MB96F637RAPMC-GSE1* → MB96F637RBPMC-GSE1
	Ondering lafe we etien	MB96F637RAPMC-GSE2* → MB96F637RBPMC-GSE2
	Ordering Information	Added part number MCU with CAN controller
		MB96F633RBPMC-GSE1
		MB96F633RBPMC-GSE2
		MB96F635RBPMC-GSE1
61		MB96F635RBPMC-GSE2
		MCU without CAN controller
		MB96F633ABPMC-GSE1
		MB96F633ABPMC-GSE2
		MB96F635ABPMC-GSE1
		MB96F635ABPMC-GSE2
Revision 1.	Ī	T-
-	-	Company name and layout design change

NOTE: Please see "Document History" about later revised information.



Document History

Document Title: MB96630 Series F²MC-16FX 16-Bit Microcontroller

Document Number: 002-04719

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	KSUN	01/31/2014	Migrated to Cypress and assigned document number 002-04719. No change to document contents or format.
*A	5138484	KSUN	02/19/2016	Updated to Cypress format.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive
Clocks & Buffers

Interface

Lighting & Power Control

Memory PSoC

Touch Sensing USB Controllers

Wireless/RF

Spansion Products

cypress.com/go/automotive cypress.com/go/clocks

cypress.com/go/interface

cypress.com/go/powerpsoc

cypress.com/go/memory

cypress.com/go/psoc cypress.com/go/touch

cypress.com/go/USB

cypress.com/go/wireless

cypress.com/spansionproducts

PSoC® Solutions

psoc.cypress.com/solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software in the Software in patents.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (online devices or systems), a critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.