



The Future of Analog IC Technology

DESCRIPTION

The MPQ2166 is an internally compensated, dual, PWM, synchronous, step-down regulator that operates from a 2.7V to 6V input and generates an output voltage as low as 0.6V. The MPQ2166 can be configured as a 2A/2A or 3A/1A output current regulator and is ideal for powering portable equipment that runs on a single-cell lithium-ion (Li+) battery due to a low 60µA quiescent current.

The MPQ2166 integrates dual, $55m\Omega$, high-side switches and $20m\Omega$ synchronous rectifiers for high efficiency without an external Schottky diode. The MPQ2166 has peak-current-mode control and internal compensation and is capable of low dropout configurations. Both channels can operate at 100% duty cycle.

Full protection features include cycle-by-cycle current limit and thermal shutdown.

The MPQ2166 requires a minimum number of readily available, standard, external components and is available in QFN-18 (2mmx3mm) and QFN-18 (2.5mmx3.5mm) packages.

6V, Dual 2A/2A or 3A/1A, Low Quiescent Current, Synchronous Buck with PG and SS AEC-Q100 Qualified

FEATURES


- 2.7V to 6V Operating Input Range
- 2A/2A or 3A/1A Continuous Current
- 55mΩ/20mΩ R_{DS(ON)}
- Programmed Frequency up to 3MHz
- External Sync Clock Up to 3MHz
- 180° Phase Shifted Operation
- PG Indicators
- External SS and Track
- Adjustable Advanced Asynchronous Mode (AAM) or Forced Continuous Conduction Mode (CCM)
- Peak Efficiency >90%
- Output Adjustable from 0.6V to 5.5V
- 100% Duty Cycle Operation
- 60µA Quiescent Current
- Cycle-by-Cycle Over-Current Protection (OCP)
- Short-Circuit Protection (SCP) with Hiccup Mode and Valley Current Detection
- Thermal Shutdown
- Available in QFN-18 (2mmx3mm) and QFN-18 (2.5mmx3.5mm) Packages
- Available in AEC-Q100 Grade-1


APPLICATIONS

- Small/Handheld Devices
- DVD Drivers
- Smartphones and Feature Phones
- Battery-Powered Devices
- Portable Instruments

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION







Part Number*	Package	Top Marking
MPQ2166GD	QFN-18 (2mmx3mm)	
MPQ2166GD-AEC1	QFN-18 (2mmx3mm)	
MPQ2166GDE-AEC1**	QFN-18 (2mmx3mm)	See below
MPQ2166GRH	QFN-18 (2.5mmx3.5mm)	
MPQ2166GRH-AEC1	QFN-18 (2.5mmx3.5mm)	

ORDERING INFORMATION

* For Tape & Reel, add suffix –Z (e.g. MPQ2166GD–Z)

** Wettable flank

TOP MARKING (MPQ2166GD & MPQ2166GD-AEC1)

AQF YWW LLL

AQF: Product code of MPQ2166GD and MPQ2166GD-AEC1 Y: Year code WW: Week code LLL: Lot number

TOP MARKING (MPQ2166GDE-AEC1)

AXF YWW LLL


AXF: Product code of MPQ2166GDE-AEC1 Y: Year code WW: Week code LLL: Lot number

TOP MARKING (MPQ2166GRH&MPQ2166GRH-AEC1)

AVP YWW LLL

AVP: Product code of MPQ2166GRH and MPQ2166GRH-AEC1 Y: Year code WW: Week code LLL: Lot number





PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

V_{SW} 0.3V to V_{IN} + 0.3V All other pins0.3V to +6.5V
All other pins $-0.3V$ to $+6.5V$
Junction temperature150°C
Lead temperature
Storage temperature65°C to 150°C
Continuous power dissipation $(T_A = +25^{\circ}C)^{(2)}$
QFN-18 (2mmx3mm)1.78W
QFN-18 (2.5mmx3.5mm)

Recommended Operating Conditions

Supply voltage (V _{IN})	2.7V to 6V
Output voltage (V _{OUT})	
Operating junction temp	40°C to +125°C

Thermal Resistance $^{(3)}$ θ_{IA} θ_{IC}

	- 34	- 30	
QFN-18 (2mmx3mm)	70	15	°C/W
QFN-18 (2.5mmx3.5mm)	50	12	°C/W

NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB.

ELECTRICAL CHARACTERISTICS

 $V_{IN} = 5V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.


Parameters	Symbol	Condition	Min	Тур	Max	Units
Supply current (quiescent)	Ι _Q	$V_{IN} = 5V, V_{EN} = 2V,$ $V_{FB} = 0.65V,$ no switching		60	80	μA
		$V_{EN} = 0V, CCM=GND,$ T _J = +25°C		0	0.2	μΑ
Shutdown current	I _{SHDN}	V_{EN} = 0V, CCM=GND T _J = -40°C to +85°C ⁽⁴⁾		0	1.5	μA
		V _{EN} = 0V, CCM=GND T _J = +85°C to +125°C			5	μA
VIN under-voltage lockout threshold	IN _{UVLO}	Rising edge		2.4	2.55	V
VIN under-voltage lockout hysteresis	IN _{UVLO_HYS}			230		mV
Regulated FB voltage	V _{FB}	$T_J = +25^{\circ}C$	0.593	0.600	0.607	V
	▼ FB	T_{J} = -40°C to +125°C	0.588	0.600	0.612	V
FB input current	I _{FB}	V _{FB} = 0.65V		0	50	nA
EN high threshold	V _{EN_H}		1.6			V
EN low threshold	V _{EN_L}				0.4	V
		$V_{EN} = 2V$		0	0.1	
EN input current	I _{EN}	$V_{\rm EN} = 0V$		0	0.1	μA
HS switch on resistance	R _{DSON_P}	$V_{IN} = 5V$		55	90	mΩ
LS switch on resistance	R _{DSON_N}	$V_{IN} = 5V$		20	45	mΩ
SW leakage current	I _{SW_LK}	$V_{EN} = 0V, V_{IN} = 6V,$ $V_{SW} = 0V$ and $6V,$ $T_{J} = 25^{\circ}C$	-1	0	1	μA
HS switch current limit ⁽⁴⁾	I _{HS_LIMIT}	Sourcing	3.4	4.5	5.6	Α
LS valley current limit ⁽⁴⁾	I _{VALLEY}		-	3.9		Α
LS switch current limit		Sinking, CCM	1			Α
		$R_{FREQ} = 665k$	298	350	402	kHz
Oscillator frequency accuracy	f _{SW}	R _{FREQ} = 200k	850	1000	1150	kHz
		R _{FREQ} = 51k	2700	3000	3300	kHz
Sync frequency range	f _{SYNC}		0.35		3	MHz
Phase shift				180		degree
Minimum on time ⁽⁴⁾	T _{ON_MIN}			55		ns
Minimum off time ⁽⁴⁾	T _{OFF_MIN}			50		ns
Maximum duty cycle	D _{MAX}			100		%
Thermal shutdown threshold ⁽⁴⁾	T _D			175		°C
Thermal shutdown hysteresis ⁽⁴⁾	T _{D_HYS}			40		°C
Soft-start charging current	I _{SS}	V _{SS} = 0V	2	3.2	5	μA
Power good rising threshold	PGOOD _{Vth-Hi}		0.85	0.9	0.95	V _{FB}
Power good falling threshold	PGOOD _{Vth-Lo}		0.77	0.82	0.87	V _{FB}
Power good rising delay	T _{PGOOD_R}			30		μs
Power good falling delay	T _{PGOOD_F}			40		μs
CCM on threshold			1.6			V
CCM off threshold					0.4	V

NOTE:

4) Guaranteed by design and characterization, not test in production.


TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 5V, V_{OUT1} = 1.8V, V_{OUT2} = 1.2V, L1 = L2 = 1.5µH, F_{SW} = 2.25MHz, T_{A} = 25°C, unless otherwise noted.




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.

 $V_{IN} = 5V$, $V_{OUT1} = 1.8V$, $V_{OUT2} = 1.2V$, $L1 = L2 = 1.5\mu$ H, $F_{SW} = 2.25$ MHz, $T_A = 25^{\circ}$ C, unless otherwise noted.





 V_{IN} = 5V, V_{OUT1} = 1.8V, V_{OUT2} = 1.2V, L1 = L2 = 1.5µH, F_{SW} = 2.25MHz, $T_A = 25^{\circ}$ C, unless otherwise noted.




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.

 $V_{IN} = 5V$, $V_{OUT1} = 1.8V$, $V_{OUT2} = 1.2V$, $L1 = L2 = 1.5\mu$ H, $F_{SW} = 2.25$ MHz, $T_A = 25$ °C, unless otherwise noted.







Shutdown through VIN I_{OUT1}=3A, I_{OUT2}=1A




Start-Up through EN I_{OUT1}=I_{OUT2}=0, Forced CCM Mode



Start-Up through EN $I_{OUT1} = I_{OUT2} = 2A$




200µs/div



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.

 $V_{IN} = 5V$, $V_{OUT1} = 1.8V$, $V_{OUT2} = 1.2V$, $L1 = L2 = 1.5\mu$ H, $F_{SW} = 2.25$ MHz, $T_A = 25^{\circ}$ C, unless otherwise noted.



1ms/div

V_{SW1} 5V/div.

www.MonolithicPower.com


MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved.

1ms/div

5V/div.

1ms/div

 $V_{IN} = 5V$, $V_{OUT1} = 1.8V$, $V_{OUT2} = 1.2V$, $L1 = L2 = 1.5\mu$ H, $F_{SW} = 2.25$ MHz, $T_A = 25$ °C, unless otherwise noted.



PIN FUNCTIONS

nps

QFN-18 (2mmx3mm) Pin #	QFN-18 (2.5mmx3.5mm) Pin #	Name	Description	
1	2	PGND2	Power ground of channel 2. Connect PGND2 with larger copp areas to the negative terminals of the input and output capacitors	
2	3	SW2	Switch node connection to the inductor for channel 2. SW2 connects to the internal high- and low-side power MOSFET switches of the channel 2 buck.	
3	4	VIN2	Input supply for channel 2. A decoupling capacitor to ground is required close to VIN2 to reduce switching spikes.	
4	5	SS2	Soft start for channel 2.	
5	6	FB2	Feedback for channel 2. FB2 is the input to the error amplifier of channel 2. An external resistive divider connects FB2 between the output and ground. The voltage on FB2 compares to the internal 0.6V reference to set the regulation voltage of channel 2.	
6	7	AGND	Analog ground. Connect AGND to PGND externally.	
7	8	VCC	Power supply to the internal regulator for both channels. Decouple with a 0.1μ F to 1μ F capacitor between VCC and AGND.	
8	9	ССМ	AAM or forced CCM control. Pull CCM high to enter forced CCM mode; pull CCM low to enter AAM mode at light load. Do not float CCM.	
9	10	FB1	Feedback for channel 1. FB1 is the input to the error amplifier of channel 1. An external resistive divider connects FB1 between the output and GND. The voltage on FB1 compares to the internal 0.6V reference to set the regulation voltage of channel 1.	
10	11	SS1	Soft start for channel 1.	
11	12	VIN1	Input supply for channel 1. A decoupling capacitor to ground is required close to VIN1 to reduce switching spikes.	
12	13	SW1	Switch node connection to the inductor for channel 1. SW1 connects to the internal high- and low-side power MOSFET switches of the channel 1 buck.	
13	14	PGND1	Power ground of channel 1. Connect PGND1 with larger copper areas to the negative terminals of the input and output capacitors.	
14	15	PG1 Power good for channel 1.		
15	16	EN1	Enable control for channel 1.	
16	17	FREQ	Frequency set. Connect a resistor to GND to set the switching frequency. The switching frequency can be synchronized by an external clock via FREQ.	
17	18	EN2	Enable control for channel 2.	
18	1	PG2	Power good for channel 2.	

BLOCK DIAGRAM




Figure 1: Functional Block Diagram

OPERATION

The MPQ2166 is a fully integrated, dualchannel, synchronous, step-down converter. Both channels use peak-current-mode control with internal compensation for fast transient response and cycle-to-cycle current limit.

The MPQ2166 is optimized for low-voltage, portable applications where efficiency and small size are critical.

180° Out-of-Phase Operation

The MPQ2166 operates the two channels in 180° out-of-phase operation to reduce input current ripple, so a smaller input bypass capacitor can be used. When both channels operate in CCM, two internal clocks are used (see Figure 2). The high-side MOSFET is turned on at the clock rising edge of the corresponding channel.




Figure 2: 180° Out-of-Phase Operation

At low dropout, when the switching frequency is stretched out for each channel, the MPQ2166 runs at a fixed-off time with its own independent switching frequency. After the input voltage rises high again, frequency stretch mode ends, and PWM mode resumes and synchronizes with the master oscillator for out-of-phase operation.

Light-Load Operation

In light-load condition, the MPQ2166 can work in two different operating modes by setting CCM to different statuses.

The MPQ2166 works in forced continuous conduction mode (CCM) when the CCM pin is pulled higher than 1.6V. The MPQ2166 works with fixed frequency from no load to full load in this mode. The advantage of CCM is the controllable frequency and lower output ripple at light load.

The shutdown current in forced CCM mode $(50\mu A \text{ at } 3.3V)$ is much higher than AAM mode due to some internal circuits are active. It is recommended to pull CCM pin LOW when part is shutdown if the high shutdown current is cared.

The MPQ2166 works in advanced asynchronous mode (AAM) when CCM is pulled lower than 0.4V. AAM is used to optimize efficiency during light-load and no-load conditions.

When AAM mode is enabled, the MPQ2166 first enters non-synchronous operation as the inductor current approaches zero at light load. If the load decreases further or is at no load, which makes the internal COMP voltage (V_{COMP}) decrease to the set value, then the MPQ2166 enters AAM. In AAM, the internal clock is reset whenever V_{COMP} crosses over the set value, and the crossover time is taken as the benchmark of the next clock. When the load increases and V_{COMP} is higher than the set value, the operation mode is in DCM or CCM, which has a constant switching frequency.




Figure 3: AAM Mode and Forced CCM Mode

Soft Start (SS)

The MPQ2166 has a built-in soft start that ramps up the output voltage at a controlled slew rate, preventing an overshoot at start-up. The soft-start time is about 0.5ms, typically.


The soft-start time can also be programmed by an external capacitor connected to SS, shown in Equation (1):

$$t_{ss}(ms) = \frac{C_{ss}(nF) \times V_{RFF}(V)}{I_{ss}(\mu A)}$$
(1)

Where C_{SS} is the external SS capacitor, V_{REF} is the internal reference voltage (0.6V), and I_{SS} is the 3.2µA SS charge current.

Oscillator and Sync Function

The internal oscillator frequency is set by a single external resistor (R_{FREQ}) connected between FREQ and ground. The frequency setting resistor should be located close to the device. The relationship between the oscillator frequency and R_{FREQ} is shown in Figure 4.



FREQ can also be used to synchronize the internal oscillator to an external clock. The rising edge of the channel 1 clock is synchronized to the external clock rising edge, while the channel 2 clock remains at 180° out-of-phase to channel 1. The recommended external SYNC frequency is in the range of 350kHz to 3MHz. While there is no pulse width requirement, note that there is always parasitic capacitance of the pad there, so if the pulse width is too short, a clear rising and falling edge may not be seen. The pulse is recommended to be longer than 100ns.

Power Good (PG)

The MPQ2166 has one power good (PG) output to indicate normal operation after the

soft-start time. PG is the open drain of an internal MOSFET. It should be connected to VIN, VCC, or an external voltage source through a resistor (i.e.: 100k Ω). After the input voltage is applied, the MOSFET is turned on and PG is pulled to GND before SS is ready. After the FB voltage reaches 90% of the reference voltage (V_{REF}), the MOSFET turns off and PG is pulled high by an external voltage source. When the FB voltage drops to 82% of V_{REF}, the PG voltage is pulled to GND to indicate a failure output.

Current Limit and Short Circuit

Each channel of the MPQ2166 has a typical 4.5A current limit for the high-side switch. When FB drops to 60% of the reference value and SS is OK, the MPQ2166 treats this as a short and attempts to recover with hiccup mode.

In hiccup mode, the MPQ2166 disables the output power stage, slowly discharges the soft-start cap, and soft starts automatically. If the short-circuit condition still remains, the MPQ2166 repeats this operation cycle until the short circuit is removed and the output rises back to regulation levels.

Dropout Operation

The MPQ2166 allows the high-side switch to remain on for more than one switching cycle and increases the duty cycle while the input voltage drops down to the output voltage. When the duty cycle reaches 100%, the high-side switch is on to deliver current to the output up to its current limit. The output voltage is then the difference between the input voltage and the voltage drop across the main switch and the inductor.

APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider sets the output voltage. The feedback resistor (R1) also sets the feedback loop bandwidth with the internal compensation. The T-type network is recommended. (see Figure 5).




Figure 5: T-type Feedback Network

 R_T +R1 is used to set the loop bandwidth. The lower R_T +R1 is, the higher the bandwidth. However, a high bandwidth may cause an insufficient phase margin, resulting in loop instability. Therefore, a proper R_T value is required to make a trade off between the bandwidth and phase margin. Table 1 lists the recommended feedback resistor and R_T values for output voltages.

R1 is estimated to be $100k\Omega$. R2 can then be calculated with Equation (2):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.6V} - 1}$$
(2)

Table 1: Resistor Selection vs. Output Voltage Setting

V _{OUT}	R _T	R1	R2
1.2V	100kΩ	100kΩ	100kΩ
1.5V	100kΩ	100kΩ	66.5kΩ
1.8V	100kΩ	100kΩ	49.9kΩ
2.5V	100kΩ	100kΩ	31.6kΩ
3.3V	100kΩ	100kΩ	22.1kΩ

In the case of ceramic capacitors used as output capacitors (C_0), the feedback loop bandwidth (f_c) is no higher than 1/10 of the switching frequency for optimal transient performance and good phase margin. If an electrolytic capacitor is used, the loop bandwidth is no higher than 1/4 of the ESR zero frequency (f_{ESR}). f_{ESR} can be calculated by Equation (3):

$$f_{ESR} = \frac{1}{2\pi \times R_{ESR} \times C_{O}}$$
(3)

For example, choose $f_C = 80$ kHz with a ceramic capacitor and $C_O = 22\mu$ F.

Inductor Selection

An inductor with a DC current rating at least 25% higher than the maximum load current is recommended for most applications. For best efficiency, the inductor DC resistance should be less than $20m\Omega$. For most designs, the inductance value can be derived from Equation (4):

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{SW}}$$
(4)

Where ΔI_{L} is inductor ripple current. Choose the inductor ripple current to be approximately 30% of the maximum load current.

The maximum inductor peak current can be calculated with Equation (5):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$
(5)

Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and the switching noise from the device. The input capacitor impedance at the switching frequency should be less than the input source impedance to prevent high-frequency switching current from passing to the input source. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22μ F capacitor is sufficient.

Output Capacitor Selection

The output capacitor (C_0) keeps the output voltage ripple small and ensures a stable regulation loop. The output capacitor impedance should be low at the switching frequency. Use ceramic capacitors with X5R or X7R dielectrics. If an electrolytic capacitor is used, pay close attention to the output ripple voltage, extra heating, and the selection of the upper feedback resistor due to the large ESR of electrolytic capacitor (refer to the Setting the

Output Voltage section). The output ripple (ΔV_{OUT}) can be approximated with Equation (6):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}} \times (V_{\text{IN}} - V_{\text{OUT}})}{V_{\text{IN}} \times L \times f_{\text{SW}}} \times (\text{ESR} + \frac{1}{8 \times f_{\text{SW}} \times \text{Co}}) \text{ (6)}$$

Power Dissipation

IC power dissipation is important in circuit design, not only because of efficiency concerns, but also because of the chip's thermal requirements. Several parameters influence power dissipation, such as conduction loss (Cond), dead time (DT), switching loss (SW), MOSFET driver current (DR), and supply current (S).

Based on these parameters, we can estimate the power loss with Equation (7):

$$P_{LOSS} = P_{Cond} + P_{DT} + P_{SW} + P_{DR} + P_{S}$$
(7)

Thermal Regulation

Changes in IC temperatures change the electrical characteristics, especially when the temperature exceeds the IC's recommended operating range. Managing the IC's temperature requires additional considerations to ensure that the IC runs within the maximum allowable temperature junction. Specific layout designs can improve the thermal profile while limiting costs to either the efficiency or operating range.


For the MPQ2166, connect the ground pin on the package to a ground plane on top of the PCB to use this plane as a heat sink. Connect this ground plane to the ground planes beneath the IC using vias to improve heat dissipation. However, given that these ground planes can introduce unwanted EMI noise and occupy valuable PCB space, design their size and shape to match the thermal resistance requirement.

Connecting the ground pin to a heat sink cannot quarantee that the IC will not exceed its recommended temperature limits (i.e.: the temperature exceeds ambient the IC's temperature limits). If the ambient air temperature approaches the IC's temperature limit, the IC can be de-rated to operate using less power and help prevent thermal damage and unwanted electrical characteristics.


PCB Layout Guidelines⁽⁵⁾

Efficient PCB layout is critical for stable operation. A four-layer layout is strongly recommended to achieve better thermal performance. For best results, refer to Figure 6 and follow the guidelines below.

- 1. Place the high-current paths (PGND, VIN, and SW) very close to the device with short, direct, and wide traces.
- 2. Place input capacitors on both VIN sides and as close to VIN and PGND as possible.
- 3. Place the decoupling capacitor as close to VCC and AGND as possible.
- 4. Keep the switching node SW short and away from the feedback network.
- 5. Place the external feedback resistors next to FB. Do not place vias on the FB trace.
- 6. Connect PGND to a large copper area to achieve better thermal performance.




Top Layer





5) The recommended PCB layout is based on Figure7


TYPICAL APPLICATION CIRCUITS








PACKAGE INFORMATION




QFN-18 (2.5mmx3.5mm)




BOTTOM VIEW

0.75

TOP VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN

NOTE:


1) LAND PATTERNS OF PIN3, 4, 12 AND 13 HAVE THE SAME LENGTH AND WIDTH. 2) ALL DIMENSIONS ARE IN MILLIMETERS. 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE.




PACKAGE INFORMATION







SIDE VIEW




RECOMMENDED LAND PATTERN

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
 LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.



PACKAGE INFORMATION



RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.