

R8C/3NT Group

User's Manual: Hardware

RENESAS MCU R8C Family / R8C/3x SERIES

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.

In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

 The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

— When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

How to Use This Manual

1. Purpose and Target Readers

This manual is designed to provide the user with an understanding of the hardware functions and electrical characteristics of the MCU. It is intended for users designing application systems incorporating the MCU. A basic knowledge of electric circuits, logical circuits, and MCUs is necessary in order to use this manual.

The manual comprises an overview of the product; descriptions of the CPU, system control functions, peripheral functions, and electrical characteristics; and usage notes.

Particular attention should be paid to the precautionary notes when using the manual. These notes occur within the body of the text, at the end of each section, and in the Usage Notes section.

The revision history summarizes the locations of revisions and additions. It does not list all revisions. Refer to the text of the manual for details.

The following documents apply to the R8C/3NT Group. Make sure to refer to the latest versions of these documents. The newest versions of the documents listed may be obtained from the Renesas Electronics Web site.

Document Type	Description	Document Title	Document No.
Datasheet	Hardware overview and electrical characteristics	R8C/3NT Group Datasheet	REJ03B0316
User's manual: Hardware	Hardware specifications (pin assignments, memory maps, peripheral function specifications, electrical characteristics, timing charts) and operation description Note: Refer to the application notes for details on using peripheral functions.	R8C/3NT Group User's Manual: Hardware	This User's manual
User's manual: Software	Description of CPU instruction set	R8C/Tiny Series Software Manual	REJ09B0001
Application note	Information on using peripheral functions and application examples Sample programs Information on writing programs in assembly language and C	Available from Renesas Electronics Web site.	
Renesas technical update	Product specifications, updates on documents, etc.		

2. Notation of Numbers and Symbols

The notation conventions for register names, bit names, numbers, and symbols used in this manual are described below.

(1) Register Names, Bit Names, and Pin Names

Registers, bits, and pins are referred to in the text by symbols. The symbol is accompanied by the word "register," "bit," or "pin" to distinguish the three categories.

Examples the PM03 bit in the PM0 register

P3_5 pin, VCC pin

(2) Notation of Numbers


The indication "b" is appended to numeric values given in binary format. However, nothing is appended to the values of single bits. The indication "h" is appended to numeric values given in hexadecimal format. Nothing is appended to numeric values given in decimal format.

Examples Binary: 11b

Hexadecimal: EFA0h Decimal: 1234

3. Register Notation

The symbols and terms used in register diagrams are described below.



*1

R/W: Read and write.

R: Read only.

W: Write only.

—: Nothing is assigned.

*2

· Reserved bit

Reserved bit. Set to specified value.

*3

• Nothing is assigned.

Nothing is assigned to the bit. As the bit may be used for future functions, if necessary, set to 0.

• Do not set to a value.

Operation is not guaranteed when a value is set.

• Function varies according to the operating mode.

The function of the bit varies with the peripheral function mode. Refer to the register diagram for information on the individual modes.

4. List of Abbreviations and Acronyms

Abbreviation	Full Form
ACIA	Asynchronous Communication Interface Adapter
bps	bits per second
CRC	Cyclic Redundancy Check
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
GSM	Global System for Mobile Communications
Hi-Z	High Impedance
IEBus	Inter Equipment Bus
I/O	Input/Output
IrDA	Infrared Data Association
LSB	Least Significant Bit
MSB	Most Significant Bit
NC	Non-Connection
PLL	Phase Locked Loop
PWM	Pulse Width Modulation
SIM	Subscriber Identity Module
UART	Universal Asynchronous Receiver/Transmitter
VCO	Voltage Controlled Oscillator

Table of Contents

SFR Pag	ge Reference	B - 1
1. O	verview	1
1.1	Features	1
1.1.1		
1.1.2	**	
1.2	Product List	
1.3	Block Diagram	5
1.4	Pin Assignment	6
1.5	Pin Functions	8
2. Ce	entral Processing Unit (CPU)	10
2.1	Data Registers (R0, R1, R2, and R3)	11
2.2	Address Registers (A0 and A1)	
2.3	Frame Base Register (FB)	
2.4	Interrupt Table Register (INTB)	
2.5	Program Counter (PC)	11
2.6	User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	11
2.7	Static Base Register (SB)	11
2.8	Flag Register (FLG)	11
2.8.1	Carry Flag (C)	11
2.8.2	Debug Flag (D)	11
2.8.3	Zero Flag (Z)	11
2.8.4	Sign Flag (S)	11
2.8.5		
2.8.6	Overflow Flag (O)	11
2.8.7	Interrupt Enable Flag (I)	
2.8.8		
2.8.9		
2.8.1	0 Reserved Bit	12
3. M	emory	13
3.1	R8C/3NT Group	
4 Cr	pecial Function Registers (SFRs)	1.1
4. Sp	Decial Fullction Registers (SFRS)	14
	esets	
5.1	Registers	
5.1.1	Processor Mode Register 0 (PM0)	
5.1.2	,	
5.1.3		
5.1.4		
5.2	Hardware Reset	
5.2.1	When Power Supply is Stable	
5.2.2	Power On Power-On Reset Function	
5.3 5.4	Voltage Monitor 0 Reset	
5.5	Watchdog Timer Reset	
5.6	Software Reset	
2.0	DOILT MID INDUCTIONS AND	

5.7	Cold Start-Up/Warm Start-Up Determination Function	39
5.8	Reset Source Determination Function	39
6. Vol	tage Detection Circuit	. 40
6.1	Overview	
6.2	Registers	
6.2.1	Voltage Monitor Circuit Control Register (CMPA)	
6.2.2	Voltage Monitor Circuit Edge Select Register (VCAC)	45
6.2.3	Voltage Detect Register 1 (VCA1)	45
6.2.4	Voltage Detect Register 2 (VCA2)	46
6.2.5	Voltage Detection 1 Level Select Register (VD1LS)	47
6.2.6	Voltage Monitor 0 Circuit Control Register (VW0C)	48
6.2.7	Voltage Monitor 1 Circuit Control Register (VW1C)	49
6.2.8	Voltage Monitor 2 Circuit Control Register (VW2C)	50
6.2.9	Option Function Select Register (OFS)	51
6.3	VCC Input Voltage	52
6.3.1	Monitoring Vdet0	52
6.3.2	Monitoring Vdet1	52
6.3.3	Monitoring Vdet2	52
6.4	Voltage Monitor 0 Reset	53
6.5	Voltage Monitor 1 Interrupt	
6.6	Voltage Monitor 2 Interrupt	56
7. I/O	Ports	58
7.1	Functions of I/O Ports	
7.1	Effect on Peripheral Functions	
7.2	Pins Other than I/O Ports	
7.3 7.4	Registers	
7.4.1	Port Pi Direction Register (PDi) (i = 0 to 4, 6)	
7.4.2	Port Pi Register (Pi) (i = 0 to 4, 6)	
7.4.3	Timer RA Pin Select Register (TRASR)	
7.4.4	Timer RB/RC Pin Select Register (TRBRCSR)	
7.4.5	Timer RC Pin Select Register 0 (TRCPSR0)	
7.4.6	Timer RC Pin Select Register 1 (TRCPSR1)	
7.4.7	Timer Pin Select Register (TIMSR)	
7.4.8	UARTO Pin Select Register (U0SR)	
7.4.9	UART1 Pin Select Register (U1SR)	
7.4.10	UART2 Pin Select Register 0 (U2SR0)	80
7.4.11	UART2 Pin Select Register 1 (U2SR1)	80
7.4.12	SSU/IIC Pin Select Register (SSUIICSR)	81
7.4.13	Low-Voltage Signal Mode Control Register 1 (LVMR1)	81
7.4.14	INT Interrupt Input Pin Select Register (INTSR)	82
7.4.15	I/O Function Pin Select Register (PINSR)	83
7.4.16		
7.4.17	Pull-Up Control Register 0 (PUR0)	85
7.4.18	Pull-Up Control Register 1 (PUR1)	85
7.4.19		
7.4.20		86
7 4 21	Drive Canacity Control Register () (DRR())	87

7.4.22	Drive Capacity Control Register 1 (DRR1)	88
7.4.23	Input Threshold Control Register 0 (VLT0)	89
7.4.24	Input Threshold Control Register 1 (VLT1)	89
7.5	Port Settings	90
7.6	Low-Voltage Signal Mode	116
7.7	Unassigned Pin Handling	117
8. Bu	s	118
9. Clo	ock Generation Circuit	120
9.1	Overview	120
9.2	Registers	
9.2.1	System Clock Control Register 0 (CM0)	
9.2.2	System Clock Control Register 1 (CM1)	
9.2.3	System Clock Control Register 3 (CM3)	
9.2.4	Oscillation Stop Detection Register (OCD)	
9.2.5	High-Speed On-Chip Oscillator Control Register 7 (FRA7)	
9.2.6	High-Speed On-Chip Oscillator Control Register 0 (FRA0)	
9.2.7	High-Speed On-Chip Oscillator Control Register 1 (FRA1)	
9.2.8	High-Speed On-Chip Oscillator Control Register 2 (FRA2)	
9.2.9	Clock Prescaler Reset Flag (CPSRF)	
9.2.10		
9.2.11		
9.2.12		
9.2.13		
9.2.14		
9.2.15	I/O Function Pin Select Register (PINSR)	132
9.3	XIN Clock	134
9.4	On-Chip Oscillator Clock	135
9.4.1	Low-Speed On-Chip Oscillator Clock	135
9.4.2	High-Speed On-Chip Oscillator Clock	135
9.5	XCIN Clock	136
9.6	CPU Clock and Peripheral Function Clock	137
9.6.1	System Clock	137
9.6.2	CPU Clock	137
9.6.3	Peripheral Function Clock (f1, f2, f4, f8, and f32)	137
9.6.4	fOCO	137
9.6.5	fOCO40M	137
9.6.6	fOCO-F	137
9.6.7	fOCO-S	138
9.6.8	fOCO128	138
9.6.9	fC, fC2, fC4, and fC32	138
9.6.10	fOCO-WDT	138
9.7	Power Control	139
9.7.1	Standard Operating Mode	139
9.7.2	Wait Mode	
9.7.3	Stop Mode	145
9.8	Oscillation Stop Detection Function	
9.8.1	How to Use Oscillation Stop Detection Function	148

9.9	Notes on Clock Generation Circuit	151
9.9.1	Stop Mode	151
9.9.2	Wait Mode	151
9.9.3	Oscillation Stop Detection Function	152
9.9.4	Oscillation Circuit Constants	152
10 Dr	ptaction	150
	otection	
10.1	Register	
10.1.1	Protect Register (PRCR)	153
11. Int	errupts	154
11.1	Overview	154
11.1.1	Types of Interrupts	154
11.1.2	2 Software Interrupts	155
11.1.3	S Special Interrupts	156
11.1.4	Peripheral Function Interrupts	156
11.1.5	5 Interrupts and Interrupt Vectors	157
11.2	Registers	160
11.2.1	Interrupt Control Register (TREIC, S2TIC, S2RIC, KUPIC, ADIC, S0TIC, S0RIC, S1TIC, STRAIC, TRBIC, VCMP1IC, VCMP2IC)	
11.2.2		
11.2.3		
11.3	Interrupt Control	
11.3.1	•	
11.3.2		
11.3.3		
11.3.4		
11.3.5	• •	
11.3.6	• •	
11.3.7		
11.3.8		
11.3.9		
11.3.1		
11.4	INT Interrupt	
11.4.1		
11.4.2	• • •	
11.4.3		
11.4.4		
11.4.5		
11.4.6		
11.4.7		
11.5	Key Input Interrupt	
11.5.1		
11.6	Address Match Interrupt	
11.6.1	•	
11.6.2		
11.7	Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I ² C bus Interface Interru	
	Memory Interrupt (Interrupts with Multiple Interrupt Request Sources), and Sensor Control Unit	-
	(Interrupt with Single Interrupt Request Sources)	178

11.8	Notes on Interrupts	180
11.8.1	Reading Address 00000h	180
11.8.2	SP Setting	180
11.8.3	External Interrupt and Key Input Interrupt	180
11.8.4	Changing Interrupt Sources	181
11.8.5	Rewriting Interrupt Control Register	182
12. ID (Code Areas	183
12.1	Overview	183
	Functions	
12.3	Forced Erase Function	
12.4	Standard Serial I/O Mode Disabled Function	
12.5	Notes on ID Code Areas	
12.5.1	Setting Example of ID Code Areas	
13. Opt	ion Function Select Area	187
13.1	Overview	
	Registers	
13.2.1	Option Function Select Register (OFS)	
13.2.2	Option Function Select Register 2 (OFS2)	
	Notes on Option Function Select Area	
13.3.1	Setting Example of Option Function Select Area	
14. Wa	tchdog Timer	
14.1	Overview	191
14.2	Registers	193
14.2.1	Processor Mode Register 1 (PM1)	193
14.2.2	Watchdog Timer Reset Register (WDTR)	
14.2.3	Watchdog Timer Start Register (WDTS)	
14.2.4	Watchdog Timer Control Register (WDTC)	
14.2.5	Count Source Protection Mode Register (CSPR)	
14.2.6	Option Function Select Register (OFS)	195
14.2.7	Option Function Select Register 2 (OFS2)	
14.3	Functional Description	197
14.3.1	Common Items for Multiple Modes	197
14.3.2	Count Source Protection Mode Disabled	198
14.3.3	Count Source Protection Mode Enabled	199
15. DT0	C	200
15.1	Overview	200
	Registers	
15.2.1	DTC Control Register j (DTCCRj) (j = 0 to 23)	
15.2.2	DTC Block Size Register j (DTBLSj) (j = 0 to 23)	
15.2.3	DTC Transfer Count Register j (DTCCTj) (j = 0 to 23)	
15.2.4	DTC Transfer Count Reload Register j (DTRLDj) (j = 0 to 23)	
15.2.5	DTC Source Address Register j (DTSARj) (j = 0 to 23)	
15.2.6	DTC Destination Address Register j (DTDARj) ($j = 0$ to 23)	
15.2.7	DTC Activation Enable Register i (DTCENi) (i = 0 to 6)	
15.2.7		205

15.3 Fu	unction Description	206
15.3.1	Overview	206
15.3.2	Activation Sources	206
15.3.3	Control Data Allocation and DTC Vector Table	208
15.3.4	Normal Mode	213
15.3.5	Repeat Mode	214
15.3.6	Chain Transfers	215
15.3.7	Interrupt Sources	215
15.3.8	Operation Timings	216
15.3.9	Number of DTC Execution Cycles	217
15.3.10	DTC Activation Source Acknowledgement and Interrupt Source Flags	218
15.4 N	otes on DTC	220
15.4.1	DTC activation source	220
15.4.2	DTCENi (i = 0 to 6) Registers	220
15.4.3	Peripheral Modules	220
15.4.4	Interrupt Request	220
16. Gene	ral Overview of Timers	221
17. Timer	RA	222
17.1 O	verview	222
17.2 R	egisters	223
17.2.1	Timer RA Control Register (TRACR)	223
17.2.2	Timer RA I/O Control Register (TRAIOC)	223
17.2.3	Timer RA Mode Register (TRAMR)	224
17.2.4	Timer RA Prescaler Register (TRAPRE)	224
17.2.5	Timer RA Register (TRA)	225
17.2.6	Timer RA Pin Select Register (TRASR)	225
17.3 Ti	mer Mode	226
17.3.1	Timer RA I/O Control Register (TRAIOC) in Timer Mode	226
17.3.2	Timer Write Control during Count Operation	227
17.4 Pu	ılse Output Mode	
17.4.1	Timer RA I/O Control Register (TRAIOC) in Pulse Output Mode	229
17.5 E	vent Counter Mode	230
17.5.1	Timer RA I/O Control Register (TRAIOC) in Event Counter Mode	231
17.6 Pu	ılse Width Measurement Mode	232
17.6.1	Timer RA I/O Control Register (TRAIOC) in Pulse Width Measurement Mode	233
17.6.2	Operating Example	234
17.7 Pu	ılse Period Measurement Mode	235
17.7.1	Timer RA I/O Control Register (TRAIOC) in Pulse Period Measurement Mode	236
17.7.2	Operating Example	237
17.8 N	otes on Timer RA	238
18. Timer	RB	239
18.1 O	verview	239
18.2 Re	egisters	240
18.2.1	Timer RB Control Register (TRBCR)	240
18.2.2	Timer RB One-Shot Control Register (TRBOCR)	240
18.2.3	Timer RB I/O Control Register (TRBIOC)	241

18.2.4	Timer RB Mode Register (TRBMR)	241
18.2.5	Timer RB Prescaler Register (TRBPRE)	242
18.2.6	Timer RB Secondary Register (TRBSC)	242
18.2.7	Timer RB Primary Register (TRBPR)	243
18.2.8	Timer RB/RC Pin Select Register (TRBRCSR)	243
18.3	Timer Mode	
18.3.1	Timer RB I/O Control Register (TRBIOC) in Timer Mode	
18.3.2	Timer Write Control during Count Operation	
18.4	Programmable Waveform Generation Mode	
18.4.1	Timer RB I/O Control Register (TRBIOC) in Programmable Waveform Generation Mode	
18.4.2	Operating Example	
18.5	Programmable One-shot Generation Mode	
18.5.1	Timer RB I/O Control Register (TRBIOC) in Programmable One-Shot Generation Mode	
18.5.2	Operating Example	
18.5.3	One-Shot Trigger Selection	
	Programmable Wait One-Shot Generation Mode	
18.6.1	Timer RB I/O Control Register (TRBIOC) in Programmable Wait One-Shot Generation Mode	
18.6.2	Operating Example	
	Notes on Timer RB	
18.7	Timer Mode	
18.7.1		
18.7.2	Programmable Waveform Generation Mode	
18.7.3	Programmable One-shot Generation Mode	
18.7.4	Programmable Wait One-shot Generation Mode	258
10 Tim	er RC	250
19.1	Overview	
19.2	Registers	
19.2.1	Module Standby Control Register (MSTCR)	
19.2.2	Timer RC Mode Register (TRCMR)	
19.2.3	Timer RC Control Register 1 (TRCCR1)	
19.2.4	Timer RC Interrupt Enable Register (TRCIER)	
19.2.5	Timer RC Status Register (TRCSR)	
19.2.6	Timer RC I/O Control Register 0 (TRCIOR0)	266
19.2.7	Timer RC I/O Control Register 1 (TRCIOR1)	266
19.2.8	Timer RC Counter (TRC)	267
19.2.9	Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)	267
19.2.10	Timer RC Control Register 2 (TRCCR2)	268
19.2.1	Timer RC Digital Filter Function Select Register (TRCDF)	268
19.2.12	2 Timer RC Output Master Enable Register (TRCOER)	269
19.2.13	Timer RC Trigger Control Register (TRCADCR)	269
19.2.14	Timer RB/RC Pin Select Register (TRBRCSR)	270
19.2.13	Timer RC Pin Select Register 0 (TRCPSR0)	270
19.2.10	5 Timer RC Pin Select Register 1 (TRCPSR1)	271
19.3	Common Items for Multiple Modes	
19.3.1	Count Source	
19.3.2	Buffer Operation	
19.3.3	Digital Filter	
19.3.4	Forced Cutoff of Pulse Output	

19.4.1	Timer RC I/O Control Register 0 (TRCIOR0) for Input Capture Function	280
19.4.2	Timer RC I/O Control Register 1 (TRCIOR1) for Input Capture Function	281
19.4.3	Operating Example	282
19.5	Timer Mode (Output Compare Function)	283
19.5.1	Timer RC Control Register 1 (TRCCR1) for Output Compare Function	285
19.5.2	Timer RC I/O Control Register 0 (TRCIOR0) for Output Compare Function	286
19.5.3	Timer RC I/O Control Register 1 (TRCIOR1) for Output Compare Function	287
19.5.4	Timer RC Control Register 2 (TRCCR2) for Output Compare Function	288
19.5.5		
19.5.6	Changing Output Pins in Registers TRCGRC and TRCGRD	290
19.6	PWM Mode	292
19.6.1	Timer RC Control Register 1 (TRCCR1) in PWM Mode	294
19.6.2	Timer RC Control Register 2 (TRCCR2) in PWM Mode	295
19.6.3	Operating Example	296
19.7	PWM2 Mode	298
19.7.1	Timer RC Control Register 1 (TRCCR1) in PWM2 Mode	300
19.7.2	Timer RC Control Register 2 (TRCCR2) in PWM2 Mode	301
19.7.3	Timer RC Digital Filter Function Select Register (TRCDF) in PWM2 Mode	302
19.7.4	Operating Example	303
19.8	Timer RC Interrupt	306
19.9	Notes on Timer RC	307
19.9.1	TRC Register	307
19.9.2	TRCSR Register	307
19.9.3		
19.9.4	2	
19.9.5	1 1	
19.9.6	č	
19.9.7	Count Source fOCO40M	308
00 Tim	DE	200
	ner RE	
20.1	Overview	
20.2	Real-Time Clock Mode	
20.2.1	Timer RE Second Data Register (TRESEC) in Real-Time Clock Mode	
20.2.2		
20.2.3		
20.2.4		
20.2.5		
20.2.6		
20.2.7	, , , ,	
20.2.8		
20.2.9		
20.3	Output Compare Mode	
20.3.1	Timer RE Counter Data Register (TRESEC) in Output Compare Mode	
20.3.2		
20.3.3		
20.3.4		
20.3.5		
20.3.6		
20.3.7	Operating Example	323

20). 4	Notes on Timer RE	324
	20.4.1	Starting and Stopping Count	324
	20.4.2	Register Setting	324
	20.4.3	Time Reading Procedure of Real-Time Clock Mode	326
21.	Ser	rial Interface (UARTi (i = 0 or 1))	327
21	.1	Overview	327
21	.2	Registers	329
	21.2.1	UARTi Transmit/Receive Mode Register (UiMR) (i = 0 or 1)	329
	21.2.2	UARTi Bit Rate Register (UiBRG) (i = 0 or 1)	329
	21.2.3	UARTi Transmit Buffer Register (UiTB) (i = 0 or 1)	330
	21.2.4	UARTi Transmit/Receive Control Register 0 (UiC0) (i = 0 or 1)	331
	21.2.5	UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 or 1)	331
	21.2.6	UARTi Receive Buffer Register (UiRB) (i = 0 or 1)	332
	21.2.7		
	21.2.8		
	21.2.9		
	.3	Clock Synchronous Serial I/O Mode	
	21.3.1	•	
	21.3.2	-	
	21.3.3	•	
	21.3.4		
	.4	Clock Asynchronous Serial I/O (UART) Mode	
	21.4.1	•	
	21.4.2		
	21.7.2	Measure for Dearing with Communication Life's	
21	5	Notes on Serial Interface (UARTi $(i = 0 \text{ or } 1)$)	349
21	.5	Notes on Serial Interface (UARTi (i = 0 or 1))	349
21 22.			
22.	Ser	rial Interface (UART2)	350
22 .	Ser	rial Interface (UART2)	350 350
22. 22 22	Ser 2.1 2.2	rial Interface (UART2) Overview Registers	350 350 352
22. 22 22	Ser 2.1 2.2 22.2.1	rial Interface (UART2) Overview Registers UART2 Transmit/Receive Mode Register (U2MR)	
22. 22 22	Ser 2.1 2.2 22.2.1 22.2.2	Overview	
22. 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3	Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB)	
22. 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4	rial Interface (UART2) Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0)	
22. 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5	rial Interface (UART2) Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1)	350 350 352 352 352 353 354 355
22. 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6	rial Interface (UART2) Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB)	
22. 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7	rial Interface (UART2) Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF)	350 350 352 352 352 353 354 355 356 357
22. 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8	rial Interface (UART2) Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 0 (U2SR0)	350 350 352 352 352 353 354 355 356 357
22. 22 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.9	rial Interface (UART2) Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 1 (U2SR1)	350 350 352 352 353 353 354 355 356 357 357
22. 22 22	Ser 2.1 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.9 22.2.1	rial Interface (UART2) Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 0 (U2SR0) UART2 Pin Select Register 1 (U2SR1) 0 Low-Voltage Signal Mode Control Register (LVMR)	350 350 352 352 352 353 354 355 356 357 357 358
22. 22 22 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.9 22.2.1	Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 0 (U2SR0) UART2 Pin Select Register 1 (U2SR1) O Low-Voltage Signal Mode Control Register (LVMR) Clock Synchronous Serial I/O Mode	350 350 352 352 352 353 354 355 356 357 357 358 359
22. 22 22 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.9 22.2.1 2.3 22.3.1	Overview	350 350 352 352 353 353 354 355 356 357 357 358 359 360
22. 22 22 22 22	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.7 22.2.8 22.2.9 22.2.1 2.3 22.3.1 22.3.2	Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 0 (U2SR0) UART2 Pin Select Register 1 (U2SR1) O Low-Voltage Signal Mode Control Register (LVMR) Clock Synchronous Serial I/O Mode Measure for Dealing with Communication Errors CLK Polarity Select Function	350 350 352 352 352 353 354 355 356 357 357 358 359 360 364
222. 222 223 223	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.9 22.2.1 2.3 22.3.1 22.3.2 22.3.3	Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 0 (U2SR0) UART2 Pin Select Register 1 (U2SR1) 0 Low-Voltage Signal Mode Control Register (LVMR) Clock Synchronous Serial I/O Mode Measure for Dealing with Communication Errors CLK Polarity Select Function LSB First/MSB First Select Function	350 350 352 352 352 353 354 355 356 357 357 358 360 364 364
222. 222 222 222	Ser 2.1 2.2 22.2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.9 22.2.1 2.3 22.3.1 22.3.2 22.3.3 22.3.4	Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 0 (U2SR0) UART2 Pin Select Register 1 (U2SR1) O Low-Voltage Signal Mode Control Register (LVMR) Clock Synchronous Serial I/O Mode Measure for Dealing with Communication Errors CLK Polarity Select Function LSB First/MSB First Select Function Continuous Receive Mode	350 350 352 352 353 353 354 355 356 357 358 359 360 364 364 365
22. 22 22 22	Ser 2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.1 2.3 22.3.1 22.3.2 22.3.3 22.3.4 22.3.5	Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 0 (U2SR0) UART2 Pin Select Register 1 (U2SR1) 0 Low-Voltage Signal Mode Control Register (LVMR) Clock Synchronous Serial I/O Mode Measure for Dealing with Communication Errors CLK Polarity Select Function LSB First/MSB First Select Function Continuous Receive Mode Serial Data Logic Switching Function	350 350 352 352 352 353 354 355 356 357 357 358 359 360 364 365 365
22. 22. 22. 22.	Ser 2.1 22.2.1 22.2.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.1 2.3 22.3.1 22.3.2 22.3.3 22.3.4 22.3.5 22.3.6	Overview	350 350 352 352 352 353 354 355 356 357 357 358 360 364 365 365 366
222. 222 222 222	Ser 2.1 22.2.2 22.2.3 22.2.4 22.2.5 22.2.6 22.2.7 22.2.8 22.2.1 2.3 22.3.1 22.3.2 22.3.3 22.3.4 22.3.5	Overview Registers UART2 Transmit/Receive Mode Register (U2MR) UART2 Bit Rate Register (U2BRG) UART2 Transmit Buffer Register (U2TB) UART2 Transmit/Receive Control Register 0 (U2C0) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Transmit/Receive Control Register 1 (U2C1) UART2 Receive Buffer Register (U2RB) UART2 Digital Filter Function Select Register (URXDF) UART2 Pin Select Register 0 (U2SR0) UART2 Pin Select Register 1 (U2SR1) 0 Low-Voltage Signal Mode Control Register (LVMR) Clock Synchronous Serial I/O Mode Measure for Dealing with Communication Errors CLK Polarity Select Function LSB First/MSB First Select Function Continuous Receive Mode Serial Data Logic Switching Function CTS/RTS Function Clock Asynchronous Serial I/O (UART) Mode	350 350 352 352 352 353 354 355 356 357 357 358 360 364 365 365 366

22.4.2	Measure for Dealing with Communication Errors	372
22.4.3	LSB First/MSB First Select Function	372
22.4.4	Serial Data Logic Switching Function	373
22.4.5	TXD and RXD I/O Polarity Inverse Function	373
22.4.6	CTS/RTS Function	374
22.4.7	RXD2 Digital Filter Select Function	374
22.5	Notes on Serial Interface (UART2)	375
22.5.1	Clock Synchronous Serial I/O Mode	
23. Clo	ck Synchronous Serial Interface	376
23.1	Mode Selection	376
24. Syn	nchronous Serial Communication Unit (SSU_i (i = 0 to 3))	377
24.1	Overview	377
24.2	Registers	379
24.2.1	Module Standby Control Register (MSTCR)	379
24.2.2	SSU/IIC Pin Select Register (SSUIICSR)	
24.2.3	I/O Function Pin Select Register 2 (PINSR2)	
24.2.4	SSi Bit Counter Register (SSiBR) (i = 0 to 3)	
24.2.5	SSi Transmit Data Register (SSiTDR) (i = 0 to 3)	
24.2.6		
24.2.7	SSi Control Register H (SSiCRH) (i = 0 to 3)	
24.2.8	SSi Control Register L (SSiCRL) (i = 0 to 3)	
24.2.9		
24.2.10		
24.2.11		
24.2.12		
	Common Items for Multiple Modes	
24.3.1	Transfer Clock	
24.3.2	SSi Shift Register (SSiTRSR) (i = 0 to 3)	
24.3.3	Interrupt Requests	
24.3.4	Communication Modes and Pin Functions	
24.4 24.4.1	Clock Synchronous Communication Mode	
24.4.1	Initialization in Clock Synchronous Communication Mode Data Transmission	
24.4.2	Data Reception	
	Operation in 4-Wire Bus Communication Mode	
24.5.1	Initialization in 4-Wire Bus Communication Mode	
24.5.2	Data Transmission	
24.5.3	Data Reception	
24.5.4	SCS_i (i = 0 to 3) Pin Control and Arbitration	
	Notes on Synchronous Serial Communication Unit	
25. I ² C	bus Interface (IIC_i (i = 0 to 3))	408
	Overview	
	Registers	
25.2.1	Module Standby Control Register (MSTCR)	
25.2.2	SSU/IIC Pin Select Register (SSUIICSR)	
25 2 3		/113

25.2.4	I/O Function Pin Select Register 1 (PINSR1)	414
25.2.5	I/O Function Pin Select Register 2 (PINSR2)	415
25.2.6	IIC_i Transmit Data Register (ICiDRT) (i = 0 to 3)	416
25.2.7	IIC_i Receive Data Register (ICiDRR) (i = 0 to 3)	416
25.2.8	IIC_i Control Register 1 (ICiCR1) (i = 0 to 3)	417
25.2.9	IIC_i Control Register 2 (ICiCR2) (i = 0 to 3)	418
25.2.1	0 IIC_i Mode Register (ICiMR) (i = 0 to 3)	419
25.2.1	1 IIC_i Interrupt Enable Register (ICiIER) (i = 0 to 3)	420
25.2.1	2 IIC_i Status Register (ICiSR) (i = 0 to 3)	421
25.2.1	3 Slave Address Register i (SARi) (i = 0 to 3)	422
25.2.1		
25.3	Common Items for Multiple Modes	
25.3.1	•	
25.3.2	SDA_i (i = 0 to 3) Pin Digital Delay Selection	425
25.3.3		
25.4	I ² C bus Interface Mode	
25.4.1	_	
25.4.2		
25.4.3	1	
25.4.4	•	
25.4.5	•	
25.5	Clock Synchronous Serial Mode	
25.5.1	•	
25.5.2	·	
25.5.3	•	
25.6	Examples of Register Setting	
25.7	Noise Canceller	
25.8	Bit Synchronization Circuit	
25.9	Notes on I ² C bus Interface	
25.9.1		
25.9.2		
23.7.2	The fell bit in the felex (1 – 0 to 3) register and the fields (1 – 0 to 3) bit in the feles.	447
26. A/D	O Converter	449
26.1	Overview	449
26.2	Registers	
26.2.1		
26.2.2		
26.2.3		
26.2.4		
26.2.5		
26.2.6		
26.3	Common Items for Multiple Modes	
26.3.1	•	
26.3.1	•	
26.3.2	•	
26.3.4		
26.3.4		
26.3.6	•	
ں.ی.ں	On one release toluge to the truly	+t) I

26.3.7 A/D Open-Circuit I	Detection Assist Function	461
26.4 One-Shot Mode		463
26.5 Repeat Mode 0		464
26.6 Repeat Mode 1		465
26.7 Single Sweep Mode		467
26.8 Repeat Sweep Mode .		469
	Sensor under A/D Conversion	
26.10 Notes on A/D Conver	ter	472
G	0.48 07707 0	
	ster 0 (SCUCR0)	
•	er (SCUMR)	
	ol Register 0 (SCTCR0)	
	ol Register 1 (SCTCR1)	
•	ol Register 2 (SCTCR2)	
	ol Register 3 (SCTCR3)	
	rol Register (SCHCR)	
	rol Counter (SCUCHC)	
	(SCUFR)	
	r (SCUSTC)	
•	ounter Set Register (SCSCSR)	
•	ounter (SCUSCC)	
	ddress Register (SCUDAR)	
	legister (SCUDBR)	
	iter (SCUPRC)	
	t Enable Register 0 (TSIER0)	
•	n	
	Multiple Modes	
•	Operation Example of Sensor Control Unit	
•	nent Operation	
	rol Unit	
	etection Data	
	ger	
27.5.5 Charging Time		498
OO Flool Manage		400
•		
	Flash Memory from being Rewritten	
	nction	
	Function	
•	elect Register (OFS)	
•	us Register (FST)	
28 4 2 Flash Memory Con	trol Register () (FMR())	507

28.4.3	Flash Memory Control Register 1 (FMR1)	510
28.4.4	Flash Memory Control Register 2 (FMR2)	512
28.4.5	EW0 Mode	514
28.4.6	EW1 Mode	514
28.4.7	Suspend Operation	515
28.4.8	How to Set and Exit Each Mode	517
28.4.9	BGO (BackGround Operation) Function	518
28.4.10	Data Protect Function	519
28.4.11	Software Commands	520
28.4.12	Full Status Check	529
28.5 S	tandard Serial I/O Mode	531
28.5.1	ID Code Check Function	531
28.6 P	arallel I/O Mode	534
28.6.1	ROM Code Protect Function	534
28.7 N	Totes on Flash Memory	535
28.7.1	CPU Rewrite Mode	535
29. Redu	icing Power Consumption	539
	Overview	
	Ley Points and Processing Methods for Reducing Power Consumption	
29.2.1	Voltage Detection Circuit	
29.2.2	Ports	
29.2.3	Clocks	
29.2.4	Wait Mode, Stop Mode	
29.2.5	Stopping Peripheral Function Clocks	
29.2.6	Timers	
29.2.7	A/D Converter	
29.2.8	Clock Synchronous Serial Interface	
29.2.9	Sensor Control Unit	
29.2.10	Reducing Internal Power Consumption	
29.2.11	Stopping Flash Memory	
29.2.12	Low-Current-Consumption Read Mode	
30. Elect	rical Characteristics	543
31. Usag	e Notes	569
Ŭ	lotes on Clock Generation Circuit	
31.1.1		
31.1.1	Stop Mode	
31.1.2	Oscillation Stop Detection Function	
31.1.3	Oscillation Circuit Constants	
31.2 N 31.2.1	Notes on Interrupts	
	Reading Address 00000h	
31.2.2	SP Setting	
31.2.3	External Interrupt and Key Input Interrupt	
31.2.4	Changing Interrupt Sources	
31.2.5	Rewriting Interrupt Control Register	
	Setting Example of ID Code Areas	574 574
31 3 1	Senting example of the code Areas	3 //I

31.4	Notes on Option Function Select Area	574
31.4.1	Setting Example of Option Function Select Area	574
31.5	Notes on DTC	575
31.5.1	DTC activation source	575
31.5.2	DTCENi (i = 0 to 6) Registers	575
31.5.3	Peripheral Modules	575
31.5.4	Interrupt Request	575
31.6	Notes on Timer RA	576
31.7	Notes on Timer RB	577
31.7.1	Timer Mode	577
31.7.2	Programmable Waveform Generation Mode	577
31.7.3	Programmable One-shot Generation Mode	578
31.7.4	Programmable Wait One-shot Generation Mode	578
31.8	Notes on Timer RC	579
31.8.1	TRC Register	579
31.8.2	TRCSR Register	579
31.8.3	TRCCR1 Register	579
31.8.4	Count Source Switching	579
31.8.5	Input Capture Function	580
31.8.6	TRCMR Register in PWM2 Mode	580
31.8.7	Count Source fOCO40M	580
31.9	Notes on Timer RE	581
31.9.1	Starting and Stopping Count	581
31.9.2	Register Setting	581
31.9.3	Time Reading Procedure of Real-Time Clock Mode	583
31.10	Notes on Serial Interface (UARTi (i = 0 or 1))	584
31.11	Notes on Serial Interface (UART2)	585
31.11.	Clock Synchronous Serial I/O Mode	585
31.12	Notes on Synchronous Serial Communication Unit	586
31.13	Notes on I ² C bus Interface	586
31.13.	Master Receive Mode	586
31.13.	The ICE Bit in the ICiCR1 ($i = 0$ to 3) Register and the IICiRST ($i = 0$ to 3) Bit in the ICiCR2 Reg	ister
		586
31.14	Notes on A/D Converter	587
31.15	Notes on Sensor Control Unit	588
31.15.	1 A/D Converter	588
31.15.	2 Address to Store Detection Data	588
31.15.	Wait Mode	588
31.15.	4 Measurement Trigger	588
31.15.	5 Charging Time	588
31.16	Notes on Flash Memory	589
31.16.	1 CPU Rewrite Mode	589
31.17	Notes on Noise	
31.17.	Inserting a Bypass Capacitor between VCC and VSS Pins as a Countermeasure against Noise and Latch-up	
31 17	2 Countermeasures against Noise Error of Port Control Registers	
31.17	Note on Supply Voltage Fluctuation	
21.10	110th off Dupply 1 Olage I factuation	223

32.	Notes on On-Chip Debugger	594
33.	Notes on Emulator Debugger	595
Apper	ndix 1. Package Dimensions	596
Apper	ndix 2. Connection Examples between Serial Programmer and On-Chip Debugging Emulator	597
Apper	ndix 3. Example of Oscillation Evaluation Circuit	599
Index		600

SFR Page Reference

Address	Register	Symbol	Page
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	31
0005h	Processor Mode Register 1	PM1	193
0006h	System Clock Control Register 0	CM0	123
0007h	System Clock Control Register 1	CM1	124
0008h	Module Standby Control Register	MSTCR	262, 379, 411
0009h	System Clock Control Register 3	CM3	125
000Ah	Protect Register	PRCR	153
000Bh	Reset Source Determination Register	RSTFR	31
000Ch	Oscillation Stop Detection Register	OCD	127
000Dh	Watchdog Timer Reset Register	WDTR	193
000Eh	Watchdog Timer Start Register	WDTS	193
000Fh	Watchdog Timer Control Register	WDTC	194
0010h			
0011h			
0012h			
0013h			
0014h			
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	127
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	194
001Dh	•		
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	128
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	128
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	129
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	451
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	129
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	130
002Ah	High-Speed On-Chip Oscillator Control Register 5		130
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	130
002Ch			
002Dh			
002Eh			
002Fh	High-Speed On-Chip Oscillator Control Register 3	FRA3	130
			4.4
0030h	Voltage Monitor Circuit Control Register	CMPA	44
0030h 0031h	Voltage Monitor Circuit Control Register	CMPA VCAC	44
0031h			
	Voltage Monitor Circuit Control Register		
0031h 0032h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	VCAC	45
0031h 0032h 0033h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register	VCAC VCA1	45 45
0031h 0032h 0033h 0034h 0035h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2	VCAC VCA1 VCA2	45 45 46, 131
0031h 0032h 0033h 0034h 0035h 0036h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	VCAC VCA1	45 45
0031h 0032h 0033h 0034h 0035h 0036h 0037h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register	VCAC VCA1 VCA2 VD1LS	45 45 46, 131 47
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register	VCAC VCA1 VCA2 VD1LS VW0C	45 45 46, 131 47 48
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register Voltage Monitor 1 Circuit Control Register	VCAC VCA1 VCA2 VD1LS VW0C VW1C	45 45 46, 131 47 48 49
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register	VCAC VCA1 VCA2 VD1LS VW0C	45 45 46, 131 47 48
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register Voltage Monitor 1 Circuit Control Register	VCAC VCA1 VCA2 VD1LS VW0C VW1C	45 45 46, 131 47 48 49
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register Voltage Monitor 1 Circuit Control Register	VCAC VCA1 VCA2 VD1LS VW0C VW1C	45 45 46, 131 47 48 49
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh 003Ch	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register Voltage Monitor 1 Circuit Control Register	VCAC VCA1 VCA2 VD1LS VW0C VW1C	45 45 46, 131 47 48 49
0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Ah 003Bh	Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register Voltage Monitor 0 Circuit Control Register Voltage Monitor 1 Circuit Control Register	VCAC VCA1 VCA2 VD1LS VW0C VW1C	45 45 46, 131 47 48 49

Note:	
4	

The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	161
0042h			
0043h			
0044h 0045h			
0045H	INT4 Interrupt Control Register	INT4IC	162
0040H	Timer RC Interrupt Control Register	TRCIC	161
0047H	Timer No interrupt control register	TROIC	101
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	160
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	160
004Ch	UART2 Receive Interrupt Control Register	S2RIC	160
004Dh	Key Input Interrupt Control Register	KUPIC	160
004Eh	A/D Conversion Interrupt Control Register	ADIC	160
004Fh	SSU0 Interrupt Control Register / IIC0 bus	SSU0IC/IIC0IC	161
	Interrupt Control Register		
0050h	UARTO T. VIII AR	0.0710	400
0051h 0052h	UARTO Transmit Interrupt Control Register	S0TIC S0RIC	160 160
0052h 0053h	UART0 Receive Interrupt Control Register UART1 Transmit Interrupt Control Register	SORIC S1TIC	160 160
0053h 0054h	UART1 Transmit Interrupt Control Register UART1 Receive Interrupt Control Register	S1TIC S1RIC	160
0054h	INT2 Interrupt Control Register	INT2IC	162
0056h	Timer RA Interrupt Control Register	TRAIC	160
0050H	Tanta Tanta Tapt Control (Teglote)		.00
0058h	Timer RB Interrupt Control Register	TRBIC	160
0059h	INT1 Interrupt Control Register	INT1IC	162
005Ah	INT3 Interrupt Control Register	INT3IC	162
005Bh	·		
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	162
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h 0068h			
0069h			
0069H	Sensor Control Unit Interrupt Control Register	SCUIC	160
006Bh	Consor Control Critic Interrupt Control Register	20010	100
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	160
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	160
0074h			
0075h			
0076h			
0077h			
0078h	SSU1 Interrupt Control Register / IIC1 bus Interrupt Control Register	SSU1IC/IIC1IC	161
0079h	SSU2 Interrupt Control Registe / IIC2 bus Interrupt Control Register	SSU2IC/IIC2IC	161
007Ah	SSU3 Interrupt Control Register / IIC3 bus Interrupt Control Register	SSU3IC/IIC3IC	161
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

Address	Register	Symbol	Page
0080h	DTC Activation Control Register	DTCTL	205
0081h	210 Notivation Control Register	DIOIL	200
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0087H	DTC Activation Enable Register 0	DTCEN0	204
0089h	DTC Activation Enable Register 0 DTC Activation Enable Register 1	DTCEN1	204
0089h	DTC Activation Enable Register 1 DTC Activation Enable Register 2	DTCEN1	204
008Bh	DTC Activation Enable Register 2 DTC Activation Enable Register 3	DTCEN2	204
008Ch	DTC Activation Enable Register 3 DTC Activation Enable Register 4	DTCEN4	204
008Ch	DTC Activation Enable Register 5	DTCEN4	204
008Eh	Ÿ		
	DTC Activation Enable Register 6	DTCEN6	204
008Fh			
0090h			
0091h		ļ	
0092h			
0093h		ļ	
0094h		ļ	
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit / Receive Mode Register	U0MR	329
00A1h	UART0 Bit Rate Register	U0BRG	329
00A2h	UART0 Transmit Buffer Register	U0TB	330
00A3h			
00A4h	UART0 Transmit / Receive Control Register 0	U0C0	331
00A5h	UART0 Transmit / Receive Control Register 1	U0C1	331
00A6h	UART0 Receive Buffer Register	UORB	332
00A7h	Driver of toodive Ballot register	00.12	002
00A8h	UART2 Transmit / Receive Mode Register	U2MR	352
00A9h	UART2 Bit Rate Register	U2BRG	352
00A9h	UART2 Transmit Buffer Register	U2BRG U2TB	352
00AAh	OAN 12 Hanshill buller Register	UZIB	333
00ABh	UART2 Transmit / Receive Control Register 0	U2C0	354
00ACh	UART2 Transmit / Receive Control Register 0 UART2 Transmit / Receive Control Register 1	U2C1	
00ADh 00AEh	יי	U2C1 U2RB	355 356
00AEh	UART2 Receive Buffer Register	UZKB	336
	HARTO Digital Filter Function Colort Book	LIDVDE	257
00B0h	UAR12 Digital Filter Function Select Register	URXDF	357
00B1h		ļ	
00B2h			
00B3h			
00B4h		ļ	
00B5h		ļ	
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh			
00BCh			1
00BDh		1	
00BEh		1	
00BFh		<u> </u>	1
		L	l

Address	Register	Symbol	Page
00C0h	A/D Register 0	AD0	452
00C1h			
00C2h	A/D Register 1	AD1	452
00C3h			
00C4h	A/D Register 2	AD2	452
00C5h	,		
00C6h	A/D Register 3	AD3	452
00C7h	,		
00C8h	A/D Register 4	AD4	452
00C9h			-
00CAh	A/D Register 5	AD5	452
00CBh	,		
00CCh	A/D Register 6	AD6	452
00CDh	,		
00CEh	A/D Register 7	AD7	452
00CFh			-
00D0h			
00D1h			
00D1h			
00D3h			
00D4h	A/D Mode Register	ADMOD	453
00D5h	-	ADINSEL	454
00D6h	A/D Control Register 0	ADCON0	455
00D0h	A/D Control Register 1	ADCON1	456
00D711			.50
00D0h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
	Port P0 Register	P0	75
00E1h		P1	75
00E2h	Port P0 Direction Register	PD0	74
00E3h	Port P1 Direction Register	PD1	74
00E4h	Port P2 Register	P2	75
00E5h	Port P3 Register	P3	75
00E6h	Port P2 Direction Register	PD2	74
00E7h	Port P3 Direction Register	PD3	74
00E8h	Port P4 Register	P4	75
00E9h	1 or 1 4 register		70
00EAh	Port P4 Direction Register	PD4	74
00EBh	. S.C Dirodion Regions	. 5-	, ,
	Port P6 Register	P6	75
00EDh	o regiotoi	. 0	13
	Port P6 Direction Register	PD6	74
00EFh	. S.C. S Direction (togicie)	. 50	, ,
00F0h			
00F0H			
00F1h			
00F3h			
00F3h			
00F4h			
00F6h			
00F6h			
00F7h			
00F9h			
00F9h			
00FAh			
00FCh			
00FCh			
00FDh		1	
00FFh			

Note:
1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0100h	Timer RA Control Register	TRACR	223
0101h	Timer RA I/O Control Register	TRAIOC	223, 226,
			229, 231, 233, 236
0102h	Timer RA Mode Register	TRAMR	224
0102h	Timer RA Prescaler Register	TRAPRE	224
0103h	ŭ	TRA	225
0104h	Timer RA Register	IKA	225
0106h			
0107h			
0108h	Timer RB Control Register	TRBCR	240
0109h	Timer RB One-Shot Control Register	TRBOCR	240
010Ah	Timer RB I/O Control Register	TRBIOC	241, 244,
			248, 251, 255
010Bh	Timer RB Mode Register	TRBMR	241
010Bh	Timer RB Prescaler Register	TRBPRE	242
010Ch			242
	Timer RB Secondary Register	TRBSC	
010Eh	Timer RB Primary Register	TRBPR	243
010Fh			
0110h			
0111h		ļ	ļ
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Counter Data	TRESEC	312, 320
	Register		, , , , ,
0119h	Timer RE Minute Data Register / Compare Data	TREMIN	312, 320
	Register		
011Ah	Timer RE Hour Data Register	TREHR	313
011Bh	Timer RE Day of Week Data Register	TREWK	313
011Ch	Timer RE Control Register 1	TRECR1	314, 321
011Dh	Timer RE Control Register 2	TRECR2	315, 321
011Eh	Timer RE Count Source Select Register	TRECSR	316, 322
011Fh	<u> </u>		
0120h	Timer RC Mode Register	TRCMR	263
0121h	Timer RC Control Register 1	TRCCR1	264, 285,
			294, 300
0122h	Timer RC Interrupt Enable Register	TRCIER	264
0123h	Timer RC Status Register	TRCSR	265
0124h	Timer RC I/O Control Register 0	TRCIOR0	266, 280,
			286
0125h	Timer RC I/O Control Register 1	TRCIOR1	266, 281,
			287
0126h	Timer RC Counter	TRC	267
0127h		<u> </u>	<u>L</u>
0128h	Timer RC General Register A	TRCGRA	267
0129h		1	
012Ah	Timer RC General Register B	TRCGRB	267
012Bh	· ·]	
012Ch	Timer RC General Register C	TRCGRC	267
012Dh	1	1	
012Eh	Timer RC General Register D	TRCGRD	267
012Fh	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
0130h	Timer RC Control Register 2	TRCCR2	268, 288,
010011			295, 301
0131h	Timer RC Digital Filter Function Select Register	TRCDF	268, 302
0132h	Timer RC Output Master Enable Register	TRCOER	269
0132h	Timer RC Trigger Control Register	TRCADCR	269
0133h		CADOR	203
0134h		1	1
		 	
0136h		 	
0137h			ļ
0138h		ļ	ļ
0139h		ļ	ļ
013Ah			ļ
013Bh			
013Ch		1	
013Dh			
013Eh			
013Fh			
	•	•	•

Address	Register	Symbol	Page
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h 0147h			
0147h			
0148h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h 0158h			
0158h			
0159H			
015An			
015Ch			
015Dh			
015Eh			
015Fh			
0160h	UART1 Transmit / Receive Mode Register	U1MR	329
0161h	UART1 Bit Rate Register	U1BRG	329
0162h	UART1 Transmit Buffer Register	U1TB	330
0163h			
0164h	UART1 Transmit / Receive Control Register 0	U1C0	331
0165h	UART1 Transmit / Receive Control Register 1	U1C1	331
0166h	UART1 Receive Buffer Register	U1RB	332
0167h 0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0173h			
0174h			
0175h			
0176h			
0177h			
0178h 0179h			
0179h 017Ah			
017An			
		l	
()) / (.n			
017Ch 017Dh			
017Dh			

Note:

1. The blank regions are reserved. Do not access locations in these regions.

0180h Timer RA Pin Select Register TRASR 76	age , 225 , 243 , 270 , 270 , 271 , 332 , 333 , 337 , 358 , 357 , 358 , 112 , 113 , 170 , 113 , 359 , 114 , 1416
0181h	243, 270 , 270 , 271 316, 322 , 333 , 337 , 358 , 380, 112 , 113 , 334 , 159 114 0, 415 881 1, 416
0182h Timer RC Pin Select Register 0 TRCPSR0 77	270 , 270 , 271 316, 322 , 333 , 357 , 358 380, 112 , 132, 113 334, 159 114 0, 415 881 1, 416
0183h Timer RC Pin Select Register 1 TRCPSR1 78 0184h 0185h Timer Pin Select Register TIMSR 78 0187h 0188h UART0 Pin Select Register U0SR 79 0188h UART1 Pin Select Register U1SR 79 0188h UART2 Pin Select Register 0 U2SR0 80 018Bh UART2 Pin Select Register 1 U2SR1 80 018Ch SSU/IIC Pin Select Register 1 U2SR1 80 018Dh Low-Voltage Signal Mode Control Register 1 LVMR1 81 018Dh Low-Voltage Signal Mode Control Register 1 INTSR 82 018Dh I/O Function Pin Select Register PinsR 83 0190h Low-Voltage Signal Mode Control Register LVMR 84 0191h I/O Function Pin Select Register 2 PINSR2 38 0191h I/O Function Pin Select Register 2 PINSR2 38 0193h SS0 Bit Counter Register SS0BR 3 0194h I/O Function Pin Select Register L / IIC_0 bus Transmit Data Register H SS0T	316, 322 , 333 , 333 , 357 , 358 380, 112 81 , 170 132, 133, 334, 141 13, 416
0184h 0185h 0186h Timer Pin Select Register	316, 322 , 333 , 333 , 357 , 358 380, 112 81 , 170 132, 143 334, 359 114 1, 416
0184h 0185h 0186h Timer Pin Select Register	316, 322 , 333 , 333 , 357 , 358 380, 112 81 , 170 132, 143 334, 359 114 1, 416
0186h Timer Pin Select Register TIMSR 78, 3 0187h 0188h UARTO Pin Select Register UOSR 79 0189h UART1 Pin Select Register U1SR 79 0184h UART2 Pin Select Register U2SR0 80 018Bh UART2 Pin Select Register U2SR1 80 018Ch SSU/IIC Pin Select Register SSUIICSR 81, 24 018Dh Low-Voltage Signal Mode Control Register LVMR1 82 018Fh I/O Function Pin Select Register INTSR 82 018Fh I/O Function Pin Select Register LVMR 84, 3 0190h Low-Voltage Signal Mode Control Register LVMR 84, 3 0191h I/O Function Pin Select Register LVMR 84, 3 0191h I/O Function Pin Select Register PINSR1 2 0192h I/O Function Pin Select Register S0BR 3 0193h SS0 Bit Counter Register SS0BR 3 0194h SS0 Transmit Data Register SS0TDR/ 381 <td< td=""><td>322 , 333 , 333 , 357 , 358 380, 112 , 170 132, 113 334, 359 114), 415</td></td<>	322 , 333 , 333 , 357 , 358 380, 112 , 170 132, 113 334, 359 114), 415
0187h	322 , 333 , 333 , 357 , 358 380, 112 , 170 132, 113 334, 359 114), 415
0187h 0188h UART0 Pin Select Register U0SR 79 0189h UART1 Pin Select Register U1SR 79 0184h UART2 Pin Select Register 0 U2SR0 80 018Bh UART2 Pin Select Register 1 U2SR1 80 018Ch SSU/IIC Pin Select Register SSUIICSR 81 018Dh Low-Voltage Signal Mode Control Register 1 LVMR1 018Fh I/O Function Pin Select Register INTSR 82 018Fh I/O Function Pin Select Register PINSR 83 0190h Low-Voltage Signal Mode Control Register LVMR 84 0191h I/O Function Pin Select Register 1 PINSR 83 0191h I/O Function Pin Select Register 2 PINSR2 38 0193h SS0 Bit Counter Register SS0BR 3 0193h SS0 Transmit Data Register L / ICODRT ICODRT 0195h SS0 Transmit Data Register L / ICODRT SS0FDR/ 0196h SS0 Receive Data Register H SS0FDR/ 382 0197h	, 333 , 357 , 358 , 380, ,112 81 , 170 , 132, ,113 , 334, ,359 ,114 ,0, 415
0188h UARTO Pin Select Register UOSR 79 0189h UART1 Pin Select Register U1SR 79 018Ah UART2 Pin Select Register 0 U2SR0 80 018Bh UART2 Pin Select Register 1 U2SR1 80 018Ch SSU/IIC Pin Select Register SSUIICSR 81, 018Ch SSU/IIC Pin Select Register LVMR1 81, 018Bh Low-Voltage Signal Mode Control Register 1 LVMR1 82, 018Fh I/O Function Pin Select Register PINSR 83, 0190h Low-Voltage Signal Mode Control Register LVMR 84, 0191h I/O Function Pin Select Register 1 PINSR 83, 0191h I/O Function Pin Select Register 2 PINSR2 38, 0193h SSO Bit Counter Register SSOBR 3 0193h SSO Bit Counter Register SSOBR 3 0193h SSO Transmit Data Register L / IICOBT IICOBT 0195h SSO Transmit Data Register ISSOTDR 382 0195h <	, 333 , 357 , 358 , 380, 112 881 , 170 132, 113 334, 359 114 14, 416
0189h UART1 Pin Select Register U1SR 79 018Ah UART2 Pin Select Register 0 U2SR0 80 018Bh UART2 Pin Select Register 1 U2SR1 80 018Ch SSU/IIC Pin Select Register SSUIICSR 81, 018Dh Low-Voltage Signal Mode Control Register 1 LVMR1 018Eh INT Interrupt Input Pin Select Register INTSR 82 018Fh I/O Function Pin Select Register PINSR 83, 0190h Low-Voltage Signal Mode Control Register LVMR 84, 0191h I/O Function Pin Select Register PINSR1 84, 0191h I/O Function Pin Select Register 1 PINSR2 380, 0193h SS0 Bit Counter Register SS0BR 3 0193h SS0 Bit Counter Register SS0BR 3 0194h SS0 Transmit Data Register L/ ICODRT 0195h SS0 Transmit Data Register H SS0TDRH 0196h SS0 Receive Data Register H SS0RDR/ 0197h SS0 Receive Data Register H SS0RCH/ <td>, 333 , 357 , 358 , 380, 112 881 , 170 132, 113 334, 359 114 14, 416</td>	, 333 , 357 , 358 , 380, 112 881 , 170 132, 113 334, 359 114 14, 416
018Ah UART2 Pin Select Register 0 U2SR0 80 018Bh UART2 Pin Select Register 1 U2SR1 80 018Ch SSU/IIC Pin Select Register SSUIICSR 81, 018Dh Low-Voltage Signal Mode Control Register 1 LVMR1 018Eh INT Interrupt Input Pin Select Register INTSR 82 018Fh I/O Function Pin Select Register PINSR 83, 0190h Low-Voltage Signal Mode Control Register LVMR 84, 0191h I/O Function Pin Select Register 1 PINSR1 2 0191h I/O Function Pin Select Register 2 PINSR2 36, 0193h SSO Bit Counter Register SSOBR 3 0193h SSO Bit Counter Register SSOBR 3 0194h SSO Transmit Data Register L / IIC_0 bus Transmit Data Register ICODRT 381 0195h SSO Receive Data Register H SSOTDRH 382 0197h SSO Receive Data Register H SSORDR 382 0197h SSO Receive Data Register H SSORDH 100	, 357 , 358 380, 412 81 , 170 132, 413 334, 859 414 145, 416
018Bh UART2 Pin Select Register 1 U2SR1 80 018Ch SSU/IIC Pin Select Register SSUIICSR 81, 018Dh Low-Voltage Signal Mode Control Register 1 LVMR1 018Eh INT Interrupt Input Pin Select Register INTSR 82 018Fh I/O Function Pin Select Register PINSR 83, 0190h Low-Voltage Signal Mode Control Register LVMR 84, 0191h I/O Function Pin Select Register 1 PINSR1 2 0191h I/O Function Pin Select Register 2 PINSR2 38 0193h SS0 Bit Counter Register SS0BR 3 0193h SS0 Bit Counter Register SS0BR 3 0194h SS0 Transmit Data Register L / IIC_0 bus Transmit Data Register ICODRT 381 0195h SS0 Transmit Data Register H SS0TDRH 382 0195h SS0 Receive Data Register L / IIC_0 bus Receive Data Register ICODRT 382 0197h SS0 Receive Data Register H SS0RDH 382 0197h SS0 Control Register I ICOCR1 <td< td=""><td>, 358 380, 112 81 , 170 , 132, 113 , 334, 359 114), 415</td></td<>	, 358 380, 112 81 , 170 , 132, 113 , 334, 359 114), 415
018Ch	380, 112 81 , 170 , 132, 113 , 334, 359 114), 415
018Dh Low-Voltage Signal Mode Control Register 1 LVMR1 018Eh INT Interrupt Input Pin Select Register INTSR 82 018Fh I/O Function Pin Select Register PINSR 83, 0190h Low-Voltage Signal Mode Control Register LVMR 84, 0191h I/O Function Pin Select Register 1 PINSR1 24, 0192h I/O Function Pin Select Register 2 PINSR2 380, 0193h SSO Bit Counter Register SSOBR 3, 0194h SSO Transmit Data Register L / SSOTDR 381, IIC_0 bus Transmit Data Register I SSOTDR 381, IIC_0 bus Transmit Data Register H SSOTDR 382, 0195h SSO Receive Data Register L / SSORDR 382, 0197h SSO Receive Data Register I SSORDR 382, 0197h SSO Receive Data Register I SSORDR 382, 0198h SSO Control Register H SSORDR 382, 0199h SSO Control Register I ICOCR1 SSOCRL 383, 0199h SSO Control Register I SSOCRL 383, 0199h SSO Control Register I SSOCRL 383, 0199h SSO Control Register I SSOCRL 383, 0199h SSO Enable Register IIC_0 bus Mode Register SSOMR/ICOMR 384, 0199h SSO Enable Register IIC_0 bus Mode Register SSOMR/ICOMR 384, 0199h SSO Enable Register IIC_0 bus Status Register SSORI/COSR 386, 0199h SSO Status Register / IIC_0 bus Status Register SSORI/COSR 386, 0199h SSO Mode Register / IIC_0 bus Status Register SSOMR2/SAR0 387, 0199h SSO Mode Register / IIC_0 bus Status Register SSOMR2/SAR0 387, 0199h SSO Mode Register / IIC_0 bus Status Register SSOMR2/SAR0 387, 0199h O1A0h 01A1h 01A2h 01	81 , 170 132, 113 334, 359 114), 415
018Dh	81 , 170 132, 113 334, 359 114), 415 381
018Eh INT Interrupt Input Pin Select Register INTSR 82 018Fh I/O Function Pin Select Register PINSR 83 0190h Low-Voltage Signal Mode Control Register LVMR 84 0191h I/O Function Pin Select Register 1 PINSR1 4 0192h I/O Function Pin Select Register 2 PINSR2 380 0193h SS0 Bit Counter Register SS0BR 3 0193h SS0 Bit Counter Register SS0BR 3 0194h SS0 Transmit Data Register L / IIC_0 bus Transmit Data Register ICODRT ICODRT 0195h SS0 Transmit Data Register H SS0TDRH 382 0196h SS0 Receive Data Register L / IIC_0 bus Receive Data Register ICODRR ICODRR 0197h SS0 Receive Data Register H SS0RDRH 382 0197h SS0 Control Register H / IIC_0 bus Control Register H / IIC_0 bus Control Register 1 SS0CRL/ 383 0199h SS0 Control Register / IIC_0 bus Mode Register SS0ER/ICORR 384 019Bh SS0 Enable Register / IIC_0 bus Status Register SS0ER/ICOIER 385 019Ch	132, 113 334, 359 114 0, 415 381
018Fh I/O Function Pin Select Register PINSR 83, 2 0190h Low-Voltage Signal Mode Control Register LVMR 84, 3 0191h I/O Function Pin Select Register 1 PINSR1 2 0192h I/O Function Pin Select Register 2 PINSR2 380 0193h SS0 Bit Counter Register SS0BR 3 0194h SS0 Transmit Data Register L / IIC_0 bus Transmit Data Register H SS0TDR/ ICODRT 381 0195h SS0 Transmit Data Register H SS0TDRH 382 0196h SS0 Receive Data Register L / IIC_0 bus Receive Data Register IICODRR ICODRR 382 0197h SS0 Receive Data Register H SS0RDRH 382 0197h SS0 Receive Data Register I IC_0 bus Control Register 1 ICOCR1 383 0198h SS0 Control Register L / IIC_0 bus Control Register 2 ICOCR2 383 0199h SS0 Mode Register / IIC_0 bus Mode Register SS0R/ICOMR 384 0199h SS0 Enable Register / IIC_0 bus Status Register SS0SR/ICOSR 386 0199h SS0 Mode Register 2 / Slave Address Register SS0MR2/	132, 113 334, 359 114 0, 415 381
0190h Low-Voltage Signal Mode Control Register LVMR 84,	334, 359 114 0, 415 381 1, 416
0191h I/O Function Pin Select Register 1	359 114 0, 415 381 1, 416
0191h I/O Function Pin Select Register 1	114 0, 415 381 1, 416
0192h I/O Function Pin Select Register 2 PINSR2 380 0193h SS0 Bit Counter Register SS0BR 3 0194h SS0 Transmit Data Register L / IIC_0 bus Transmit Data Register SS0TDR/ ICODRT 381 0195h SS0 Transmit Data Register H SS0TDRH 1096h SS0 Receive Data Register L / ICODRR SS0RDR/ 382 382 0196h SS0 Receive Data Register L / IIC_0 bus Receive Data Register ICODRR ICODRR 382 0197h SS0 Receive Data Register H SS0RDRH 382 ICOCR1 383 0198h SS0 Control Register I / IIC_0 bus Control Register 1 ICOCR1 383 ICOCR2 383 0199h SS0 Control Register / IIC_0 bus Mode Register SS0RI/COMR 384 0199h SS0 Enable Register / IIC_0 bus Mode Register SS0RR/ICOIER 385 0190h SS0 Status Register / IIC_0 bus Status Register SS0SR/ICOSR 386 0190h SS0 Mode Register 2 / Slave Address Register SS0MR2/SAR0 387 0195h O196h SS0 Mode Register 2 / Slave Address Register SS0MR2/SAR0 387), 415 381 I, 416
0193h SS0 Bit Counter Register SS0BR 3 0194h SS0 Transmit Data Register L / IIC_0 bus Transmit Data Register I ICODRT SS0TDR/ ICODRT 381 0195h SS0 Transmit Data Register H SS0TDRH 382 0195h SS0 Receive Data Register H SS0RDR/ ICODRR 382 0197h SS0 Receive Data Register H SS0RDR/ ICODRR 382 0197h SS0 Receive Data Register H SS0RDRH 382 0198h SS0 Control Register H / IIC_0 bus Control Register I ICOCR1 383 0199h SS0 Control Register L / IIC_0 bus Control Register IIC_0 bus Mode Register ICOCR2 383 019Ah SS0 Mode Register / IIC_0 bus Mode Register SS0MR/ICOMR 384 019Bh SS0 Enable Register / IIC_0 bus Status Register SS0SR/ICOSR 386 019Ch SS0 Status Register / IIC_0 bus Status Register SS0MR2/SAR0 387 019Bh SS0 Mode Register / IIC_0 bus Address Register SS0MR2/SAR0 387 019Bh SS0 Mode Register 2 / Slave Address Register SS0MR2/SAR0 387 019Eh O1A0h ICOC	381 I, 416
0194h SS0 Transmit Data Register L /	, 416
IIC_0 bus Transmit Data Register ICODRT	
0195h SS0 Transmit Data Register H SS0TDRH 0196h SS0 Receive Data Register L / SS0RDR / IC_0 bus Receive Data Register SS0RDR / IC_0 bus Receive Data Register SS0RDR 0197h SS0 Receive Data Register H SS0RDRH SS0 Control Register H SS0CRH / IC_0 bus Control Register 1 IC_0CR1 SS0CRL / IC_0CR2 SS0 Control Register L / SS0CRL / IC_0 bus Control Register 2 SS0RDR SS0 Mode Register IC_0 bus Mode Register SS0RD SS0 Mode Register / IIC_0 bus Mode Register SS0RD SS0ER/ICOIER 385 IC_0CR2 SS0 MR/ICOMR SS0 Enable Register / IC_0 bus Interrupt Enable Register SS0ER/ICOIER SS0ER/ICOIER SS0 Status Register IIC_0 bus Status Register SS0R/ICOSR SS0 Mode Register 2 / Slave Address Register SS0MR2/SAR0 367 SS0 Mode Register 2 / Slave Address Register SS0MR2/SAR0 367 SS0 Mode Register SS0 Mode Re	2, 416
0196h	2, 416
IIC_0 bus Receive Data Register ICODRR	
0198h SS0 Control Register H / SS0CRH 382 IIC_0 bus Control Register 1 IC_0CR1 383 IC_0CR1 IC_0CR1 IC_0CR1 IC_0CR1 IC_0CR1 IC_0CR1 IC_0CR1 IC_0CR1 IC_0CR2 IC_0CR2	
IIC_0 bus Control Register 1 IC0CR1	
0199h SS0 Control Register L / IIC_0 bus Control Register 2 SS0CRL/ ICOCR2 383 019Ah SS0 Mode Register / IIC_0 bus Mode Register SS0MR/ICOMR 384 019Bh SS0 Enable Register / IIC_0 bus Interrupt Enable Register SS0ER/ICOIER 385 019Ch SS0 Status Register / IIC_0 bus Status Register SS0SR/ICOSR 386 019Dh SS0 Mode Register 2 / Slave Address Register SS0MR2/SAR0 387 019Eh 019Fh 01A0h 01A1h 01A2h 01A2h	2, 417
IIC_0 bus Control Register 2 ICOCR2	
019Ah	3, 418
019Bh SS0 Enable Register /	1, 419
IIC_0 bus Interrupt Enable Register	5, 420
019Dh SS0 Mode Register 2 / Slave Address Register SS0MR2/SAR0 387 019Eh 019Fh 0140h 0140h 0141h 0142h 0142h<	, 1 20
019Eh 019Fh 01A0h 01A1h 01A2h	6, 421
019Fh 01A0h 01A1h 01A2h	7, 422
01A0h 01A1h 01A2h	
01A1h 01A2h	
01A2h	
01A3h	
01A4h	
01A5h	
01A6h	
01A7h	
01A8h	
01A9h 01AAh	
01AAn	
01ACh	
01ADh	
01AEh	
01AFh	
01B0h	
01B1h	
	505
01B3h	
	507
·	510
·	
01B7h	512
01B8h	
01B9h	
01BAh	
01BBh	
01BCh	
01BDh	
01BDh 01BEh	

Address	Register	Symbol	Page
01C0h	Address Match Interrupt Register 0	RMAD0	177
01C1h			
01C2h			
01C3h	Address Match Interrupt Enable Register 0	AIER0	177
01C4h	·	RMAD1	177
01C5h	Address Mater Interrupt Register 1	KWADI	177
01C6h	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	AUED4	
01C7h	Address Match Interrupt Enable Register 1	AIER1	177
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			-
01D3h		+	+
01D4h		+	+
01D6h		-	1
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	85
01E1h	Pull-Up Control Register 1	PUR1	85
01E2h	, , ,		
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			1
01EBh			
01ECh			
01EDh			
01EEh			
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	86
01F1h	Port P2 Drive Capacity Control Register	P2DRR	86
01F2h	Drive Capacity Control Register 0	DRR0	87
01F3h	Drive Capacity Control Register 1	DRR1	88
01F4h			1
01F5h	Input Threshold Control Register 0	VLT0	89
01F6h	Input Threshold Control Register 1	VLT1	89
01F7h		1	- 50
01F8h		+	+
		+	1
01F9h	Esternal Innut Enghla Desister C	INITEN	474
01FAh	External Input Enable Register 0	INTEN	171
04 551	Estamal Invest Enable B. 11. 4		
01FBh	External Input Enable Register 1	INTEN1	171
01FCh	INT Input Filter Select Register 0	INTF	172
01FCh 01FDh	INT Input Filter Select Register 0 INT Input Filter Select Register 1	INTF INTF1	172 172
01FCh	INT Input Filter Select Register 0	INTF	172

Note:

1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206h			
0207h			
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh 020Eh			
020Eh			
020FII			
0210H			
0211h			
0212H	SS1 Bit Counter Register	SS1BR	381
0213h	SS1 Bit Counter Register SS1 Transmit Data Register L /	SS1TDR/	381, 416
02 1411	IIC_1 bus Transmit Data Register	IC1DRT	301,410
0215h	SS1 Transmit Data Register H	SS1TDRH	
0216h	SS1 Receive Data Register L /	SS1RDR/	382, 416
1	IIC_1 bus Receive Data Register	IC1DRR	,
0217h	SS1 Receive Data Register H	SS1RDRH	
0218h	SS1 Control Register H /	SS1CRH/	382, 417
	IIC_1 bus Control Register 1	IC1CR1	
0219h	SS1 Control Register L /	SS1CRL/ IC1CR2	383, 418
021Ah	IIC_1 bus Control Register 2 SS1 Mode Register / IIC_1 bus Mode Register	SS1MR/IC1MR	384, 419
021AII	SS1 Enable Register /	SS1ER/IC1IER	385, 420
021011	IIC_1 bus Interrupt Enable Register	SSTERVICTIER	303, 420
021Ch	SS1 Status Register / IIC_1 bus Status Register	SS1SR/IC1SR	386, 421
021Dh	SS1 Mode Register 2 / Slave Address Register	SS1MR2/SAR1	387, 422
021Eh	0		,
021Fh			
0220h			
0221h			
0222h			
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h			
0231h		1	
0232h		ļ	
0233h	SS2 Bit Counter Register	SS2BR	381
0234h	SS2 Transmit Data Register L / IIC_2 bus Transmit Data Register	SS2TDR/ IC2DRT	381, 416
0235h	SS2 Transmit Data Register	SS2TDRH	
0235h	SS2 Receive Data Register L /	SS2RDR/	382, 416
020011	IIC_2 bus Receive Data Register	IC2DRR	552, 410
0237h	SS2 Receive Data Register H	SS2RDRH	
0238h	SS2 Control Register H /	SS2CRH/	382, 417
	IIC_2 bus Control Register 1	IC2CR1	
0239h	SS2 Control Register L /	SS2CRL/	383, 418
00041	IIC_2 bus Control Register 2	IC2CR2	204 442
023Ah	SS2 Mode Register / IIC_2 bus Mode Register	SS2MR/IC2MR	384, 419
023Bh	SS2 Enable Register / IIC_2 bus Interrupt Enable Register	SS2ER/IC2IER	385, 420
023Ch	SS2 Status Register / IIC_2 bus Status Register	SS2SR/IC2SR	386, 421
023Dh	SS2 Mode Register 2 / Slave Address Register	SS2MR2/SAR2	387, 422
023Eh			, 122
023Fh		<u> </u>	
	<u> </u>	L	l .
Note:			

Address	Register	Symbol	Page
0240h		-	
0241h			
0242h			
0243h 0244h			
0244II 0245h			
0246h			
0247h			
0248h			
0249h			
024Ah			
024Bh			
024Ch 024Dh			
024Eh			
024Fh			
0250h			
0251h			
0252h			
0253h	SS3 Bit Counter Register	SS3BR	381
0254h	SS3 Transmit Data Register L / IIC_3 bus Transmit Data Register	SS3TDR/ IC3DRT	381, 416
0255h	SS3 Transmit Data Register H	SS3TDRH	
0256h	SS3 Receive Data Register L /	SS3RDR/	382, 416
	IIC_3 bus Receive Data Register	IC3DRR	
0257h	SS3 Receive Data Register H	SS3RDRH	000 447
0258h	SS3 Control Register H / IIC_3 bus Control Register 1	SS3CRH/ IC3CR1	382, 417
0259h	SS3 Control Register L /	SS3CRL/	383, 418
	IIC_3 bus Control Register 2	IC3CR2	
025Ah	SS3 Mode Register / IIC_3 bus Mode Register	SS3MR/IC3MR	384, 419
025Bh	SS3 Enable Register / IIC_3 bus Interrupt Enable Register	SS3ER/IC3IER	385, 420
025Ch	SS3 Status Register / IIC_3 bus Status Register	SS3SR/IC3SR	386, 421
025Dh	SS3 Mode Register 2 / Slave Address Register	SS3MR2/SAR3	387, 422
025Eh			
025Fh			
0260h			
0261h 0262h			
0263h			
0264h			
0265h			
0266h			
0267h			
0268h			
0269h 026Ah			
026Bh			
026Ch			
026Dh			
026Eh			
026Fh			
0270h 0271h			
0271h 0272h			
0272h			
0274h			
0275h			
0276h			
0277h			
0278h			
0279h			
027Ah 027Bh			
027Bii			
027Dh			
027Eh			
027Fh			

Note:
1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page	Address	
02C0h	SCU Control Register 0	SCUCR0	475	2C50h	DTC Contro
02C1h	SCU Mode Register	SCUMR	476	2C51h	
02C2h	SCU Timing Control Register 0	SCTCR0	476	2C52h	
02C3h	SCU Timing Control Register 1	SCTCR1	477	2C53h	
02C4h	SCU Timing Control Register 2	SCTCR2	479	2C54h	
02C5h	SCU Timing Control Register 3	SCTCR3	481	2C55h	
02C5h	SCU Channel Control Register				
	· · · · · · · · · · · · · · · · · · ·	SCHCR	482	2C56h	
02C7h	SCU Channel Control Counter	SCUCHC	482	2C57h	
02C8h	SCU Flag Register	SCUFR	483	2C58h	DTC Contro
02C9h	SCU Status Counter	SCUSTC	484	2C59h	
02CAh	SCU Secondary Counter Set Register	SCSCSR	484	2C5Ah	
02CBh	SCU Secondary Counter	SCUSCC	484	2C5Bh	
02CCh				2C5Ch	
02CDh				2C5Dh	
02CEh	SCU Destination Address Register	SCUDAR	485	2C5Eh	
02CFh	Ŭ			2C5Fh	
02D0h	SCU Data Buffer Register	SCUDBR	486	2C60h	DTC Contro
02D1h	OCO Bata Bullet Register	COODDIN	400	2C61h	D TO CONTRO
	CCLI Drimon, Country	CCLIDDC	407		
02D2h	SCU Primary Counter	SCUPRC	487	2C62h	
02D3h				2C63h	
02D4h				2C64h	
02D5h				2C65h	
02D6h				2C66h	
02D7h				2C67h	
02D8h				2C68h	DTC Contro
02D9h				2C69h	
02DAh				2C6Ah	
02DBh				2C6Bh	
	Touch Conser least Fachle Desister 0	TOLEDO	407		
02DCh	Touch Sensor Input Enable Register 0	TSIER0	487	2C6Ch	
02DDh				2C6Dh	
02DEh				2C6Eh	
02DFh				2C6Fh	
:				2C70h	DTC Contro
2C00h	DTC Transfer Vector Area			2C71h	
2C01h	DTC Transfer Vector Area			2C72h	
2C02h	DTC Transfer Vector Area			2C73h	
2C03h	DTC Transfer Vector Area			2C74h	
2C04h	DTC Transfer Vector Area			2C75h	
2C05h	DTC Transfer Vector Area			2C76h	
2C06h	DTC Transfer Vector Area			2C77h	
					DTC Contro
2C07h	DTC Transfer Vector Area			2C78h	DTC Contro
2C08h	DTC Transfer Vector Area			2C79h	
2C09h	DTC Transfer Vector Area			2C7Ah	
2C0Ah	DTC Transfer Vector Area			2C7Bh	
:	DTC Transfer Vector Area	·		2C7Ch	
:	DTC Transfer Vector Area			2C7Dh	
2C3Ah	DTC Transfer Vector Area			2C7Eh	
2C3Bh	DTC Transfer Vector Area			2C7Fh	
2C3Ch	DTC Transfer Vector Area			2C80h	DTC Contro
	DTC Transfer Vector Area			2C81h	
	DTC Transfer Vector Area	 		2C82h	
	DTC Transfer Vector Area	1		2C83h	
		DTCD0			
2C40h	DTC Control Data 0	DTCD0		2C84h	
2C41h				2C85h	
2C42h				2C86h	
2C43h				2C87h	
2C44h				2C88h	DTC Contro
2C45h				2C89h	
2C46h				2C8Ah	
2C47h				2C8Bh	
	DTC Control Data 1	DTCD1		2C8Ch	
2C49h				2C8Dh	
2C4Ah				2C8Eh	
2C4Bh				2C8Fh	
				200111	
2C4Ch					
2C4Dh					
2C4Eh					
2C4Fh					

Address	Register	Symbol	Page
	DTC Control Data 2	DTCD2	
2C51h		-	
2C51h			
2C53h			
2C54h			
2C55h			
2C56h			
2C57h			
	DTC Control Data 3	DTCD3	
2C59h	5.5 55mor bala 6	2.000	
2C5Ah			
2C5Bh			
2C5Ch			
2C5Dh			
2C5Eh			
2C5Fh			
	DTC Control Data 4	DTCD4	
2C61h	•		
2C62h			
2C63h			
2C64h			
2C65h			
2C66h			
2C67h			
	DTC Control Data 5	DTCD5	
2C69h			
2C6Ah			
2C6Bh			
2C6Ch			
2C6Dh			
2C6Eh			
2C6Fh			
2C70h	DTC Control Data 6	DTCD6	
2C71h			
2C72h			
2C72h			
2C74h			
2C75h			
2C76h			
2C77h			
2C78h	DTC Control Data 7	DTCD7	
2C79h			
2C7Ah			
2C7Bh			
2C7Ch			
2C7Dh			
2C7Eh			
2C7Fh			
2C80h	DTC Control Data 8	DTCD8	
2C81h			
2C82h			
2C83h			
2C84h			
2C85h			
2C86h			
2C87h			
2C88h	DTC Control Data 9	DTCD9	
2C89h			
2C8Ah			
2C8Bh			
2C8Ch			
2C8Dh			
2C8Eh			
2C8Fh			

Note:

1. The blank regions are reserved. Do not access locations in these regions.

Address	Register	Symbol	Page	Address	Regist
	DTC Control Data 10	DTCD10	1 age		DTC Control Data 18
2C91h	2.0 00111101 2414 10	3.03.0		2CD1h	Dio Comor Data io
2C92h				2CD2h	
2C93h				2CD3h	
2C94h				2CD4h	
2C95h				2CD4h	
2C96h				2CD5h	
2C97h	DTC Control Date 14	DTCD44	 	2CD7h	DTC Control Date 40
	DTC Control Data 11	DTCD11			DTC Control Data 19
2C99h				2CD9h	
2C9Ah				2CDAh	
2C9Bh				2CDBh	
2C9Ch				2CDCh	
2C9Dh				2CDDh	
2C9Eh				2CDEh	
2C9Fh				2CDFh	
2CA0h	DTC Control Data 12	DTCD12		2CE0h	DTC Control Data 20
2CA1h				2CE1h	
2CA2h				2CE2h	
2CA3h				2CE3h	
2CA4h				2CE4h	
2CA5h				2CE5h	
2CA6h				2CE6h	
2CA7h				2CE7h	
	DTC Control Data 13	DTCD13			DTC Control Data 21
2CA9h	DTO CONTION Data 13	DIODIO		2CE9h	DTO CONTION Data 21
2CA9II					
				2CEAh	
2CABh				2CEBh	
2CACh				2CECh	
2CADh				2CEDh	
2CAEh				2CEEh	
2CAFh				2CEFh	
2CB0h	DTC Control Data 14	DTCD14		2CF0h	DTC Control Data 22
2CB1h				2CF1h	
2CB2h				2CF2h	
2CB3h				2CF3h	
2CB4h				2CF4h	
2CB5h				2CF5h	
2CB6h				2CF6h	
2CB7h				2CF7h	
2CB8h	DTC Control Data 15	DTCD15	1	2CF8h	DTC Control Data 23
2CB9h				2CF9h	
2CBAh				2CFAh	
2CBBh				2CFBh	
2CBCh				2CFCh	
2CBDh				2CFDh	
2CBEh				2CFEh	
2CBFh				2CFFh	
	DTC Control Data 16	DTCD46	 		
	DTC Control Data 16	DTCD16		2D00h	
2CC1h				2D01h	
2CC2h				:	Ontine Francis C. L. (7
2CC3h				FFDBh	Option Function Select Reg
2CC4h				<u> </u>	
2CC5h				:	0 0 0 0 0 0 0 0
2CC6h				FFFFh	Option Function Select Reg
2CC7h				1	
2CC8h	DTC Control Data 17	DTCD17		<u> </u>	
2CC9h					
2CCAh					
2CCBh					
2CCCh					
2CCDh					
2CCEh					
2CCFh					

The blank regions are reserved. Do not access locations in these regions.

Symbol DTCD18

Page

:
FFFFh Option Function Select Register OFS 32, 51, 188, 195, 503



R8C/3NT Group RENESAS MCU

R01UH0087EJ0100 Rev.1.00 Jan 25, 2011

1. Overview

1.1 Features

The R8C/3NT Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

A sensor control unit is also integrated, enabling detection of the floating capacitance of the electrostatic capacitive touch electrode.

The R8C/3NT Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/3NT Group.

Table 1.1 Specifications for R8C/3NT Group (1)

Item	Function	Specification
CPU	Central processing unit	R8C CPU core • Number of fundamental instructions: 89 • Minimum instruction execution time: 50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V) • Multiplier: 16 bits × 16 bits → 32 bits • Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data flash	Refer to Table 1.3 Product List for R8C/3NT Group
Power Supply Voltage Detection	Voltage detection circuit	 Power-on reset Voltage detection 3 (detection level of voltage detection 0 and voltage detection 1 selectable)
I/O Ports	Programmable I/O ports	 Input-only: 1 pin CMOS I/O ports: 43, selectable pull-up resistor High current drive ports: 43
Clock	Clock generation circuits	4 circuits: XIN clock oscillation circuit,
		Real-time clock (timer RE)
Interrupts		 Interrupt Vectors: 69 External: 9 sources (INT x 5, key input x 4) Priority levels: 7 levels
Watchdog Tim	er	 14 bits x 1 (with prescaler) Reset start selectable Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	nsfer Controller)	1 channel Activation sources: 32 Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits x 1 Real-time clock mode (count seconds, minutes, hours, days of week), output compare mode

Table 1.2 Specifications for R8C/3NT Group (2)

Item	Function	Specification		
Serial	UARTO, UART1	Clock synchronous serial I/O/UART x 2 channel		
Interface	UART2	Clock synchronous serial I/O, UART		
Synchronous Serial Communication Unit (SSU)		4 circuits (shared with I ² C bus)		
I ² C bus		4 circuits (shared with SSU)		
Sensor Contro	l Unit	System CH × 3, electrostatic capacitive touch detection × 5		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode		
Flash Memory		 Programming and erasure voltage: VCC = 2.7 to 5.5 V Programming and erasure endurance: 10,000 times (data flash) 1,000 times (program ROM) Program security: ROM code protect, ID code check Debug functions: On-chip debug, on-board flash rewrite function Background operation (BGO) function (data flash) 		
Operating Fred Voltage	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)		
Current consumption		Typ. 7.0 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 4.0 μA (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 μA (VCC = 3.0 V, stop mode)		
Operating Amb	pient Temperature	−20 to 85°C (N version)		
Package		48-pin WPP Package code: SWBG0048LA-A		

1.2 Product List

Table 1.3 lists Product List for R8C/3NT Group. Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/3NT Group.

Table 1.3 Product List for R8C/3NT Group

Current of Jan 2011

Part No.	ROM C	apacity	RAM	Package Type	Remarks
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks
R5F213N7TNBX	48 Kbytes	1 Kbyte × 4	4 Kbytes	SWBG0048LA-A	N version
R5F213N8TNBX	64 Kbytes	1 Kbyte × 4	6 Kbytes	SWBG0048LA-A	
R5F213NATNBX	96 Kbytes	1 Kbyte × 4	8 Kbytes	SWBG0048LA-A	
R5F213NCTNBX	128 Kbytes	1 Kbyte × 4	10 Kbytes	SWBG0048LA-A	




Figure 1.1 Part Number, Memory Size, and Package of R8C/3NT Group

1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

1.4 Pin Assignment

Figure 1.3 shows Pin Assignment. Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment

	in nber	Pin Name	
	1	_	
	2	VREF/P4_2	
	3	P4_4(/XCOUT)	
Α	4	VSS/AVSS	
	5	P4_6/XIN	
	6	VCC/AVCC	
	7	P3_5(/TRCIOD/CLK2)/SSCK_0/SCL_0	
	1	P6_3(/TXD1)/SSCK_3/SCL_3	
	2	P6_1/SCS_3	
	3	P3_0(/TRAO/INT3)	
В	4	P4_3(/XCIN)	
	5	P4_7/XOUT	
	6	P3_7(/RXD2/TXD2)/TRAO/SSO_0/SDA_0	
	7	P3_4(/TRCIOC/RXD2/TXD2)/SSI_0	
	1	P0_0/AN7(/TRCIOA/TRCTRG)/CHxC	
	2	P6_4(/RXD1)/SSO_3/SDA_3	
	3	P6_2(/CLK1)/SSI_3	
С	4	MODE	
	5	RESET	
	6	P3_3/INT3(/TRCCLK/CTS2/RTS2)/SCS_0	
	7	P2_7/SCS_2	
	1	P0_2/AN5/RXD1(/TRCIOA/TRCTRG)/CHxA	
D	2	P0_1/AN6(/TXD1/TRCIOA/TRCTRG)/CHxB	
	3	P6_0(/TREO/INT2)	
	4	P1_4(/TXD0/TRCCLK)	

Pin Number		Pin Name				
D	5	P2_6				
	6	P2_5/SSO_1/SDA_1				
	7	P2_4/SSCK_1/SCL_1				
Е	1	P0_3/AN4(/CLK1/TRCIOB)/CH0				
	2	P0_4/AN3/TREO(/TRCIOB)/CH1				
	3	P1_0/KI0/AN8(/TRCIOD)				
	4	P1_5(/RXD0/TRAIO/INT1)				
	5	P2_1(/TRCIOC)				
	6	P2_3/SSI_1				
	7	P2_2(/TRCIOD)/SCS_1				
F	1	P0_5/AN2(/TRCIOB)/CH2				
	2	P0_6/AN1(/TRCIOD)/CH3				
	3	P1_2/KI2/AN10(/TRCIOB)				
	4	P1_7/INT1(/TRAIO)				
	5	P6_5/INT4(/CLK2/CLK1/TRCIOB)/SSI_2				
	6	P6_7(/INT3/TRCIOD)/SSO_2/SDA_2				
	7	P2_0(/INT1/TRCIOB)				
	1	P0_7/AN0(/TRCIOC)/CH4				
G	2	P1_1/KI1/AN9(/TRCIOA/TRCTRG)				
	3	P1_3/KI3/AN11/TRBO(/TRCIOC)				
	4	P1_6(/CLK0)/INT2				
	5	P4_5/INT0(/RXD2)/ADTRG				
	6	P6_6/INT2(/TXD2/TRCIOC)/SSCK_2/SCL_2				
	7	P3_1(/TRBO)				

Table 1.4 Pin Name Information by Pin Number

Pin Number 48-pin WPP Pin Assignment		Control Pin	I/O Pin Functions for Peripheral Modules								
			Port	Interrupt	Timer	Serial Interface	SSU	I ² C bus	A/D	SCU	
АВ	1										
	2	()(00117)	P4_2						VREF		
	3	(XCOUT)	P4_4								
	4	VSS/AVSS XIN	D4 C								
	5 6	VCC/AVCC	P4_6								
	7	VCC/AVCC	P3_5		(TRCIOD)	(CLK2)	SSCK_0	SCL_0			
	1		P6_3		(TROIDD)	(TXD1)	SSCK_3				
	2		P6_1			(17.51)	SCS_3	002_0			
	3		P3_0	(INT3)	(TDAO)		000_5				
	4	(XCIN)	P3_0 P4_3	(11113)	(TRAO)						
	5	XOUT	P4_7								
	6	7,001	P3_7		TRAO	(RXD2/TXD2)	SSO_0	SDA_0			
	7		P3_4		(TRCIOC)	(RXD2/TXD2)	SSI_0	OD/(_o			
С	1		P0_0		(TRCIOA/TRCTRG)	(10.02,17.02)	000		AN7	СНх	
	2		P6_4		,	(RXD1)	SSO_3	SDA_3			
	3		P6_2			(CLK1)	SSI_3				
	4	MODE									
	5	RESET									
	6		P3_3	ĪNT3	(TRCCLK)	(CTS2/RTS2)	SCS_0				
	7		P2_7		, , ,	(,	SCS_2				
D	1		P0_2		(TRCIOA/TRCTRG)	RXD1	000_2		AN5	CHx	
	2		P0_1		(TRCIOA/TRCTRG)	(TXD1)			AN6	CHx	
	3		P6_0	(INT2)	(TREO)	(****)					
	4		P1_4	(11412)	(TRCCLK)	(TXD0)					
	5		P2_6		(11100=11)	(1712-0)					
	6		P2_5				SSO_1	SDA_1			
	7		P2_4				SSCK_1	SCL_1			
E	1		P0_3		(TRCIOB)	(CLK1)			AN4	CHO	
	2		P0_4		TREO(/TRCIOB)				AN3	CH ²	
	3		P1_0	KI0	(TRCIOD)				AN8		
	4		P1_5	(INT1)	(TRAIO)	(RXD0)					
	5		P2_1	,	(TRCIOC)	(-/					
	6		P2_3		, ,		SSI_1				
	7		P2_2		(TRCIOD)		SCS_1				
	1		P0_5		(TRCIOB)				AN2	CH2	
F	2		P0_6		(TRCIOD)				AN1	CH3	
	3		P1_2	KI2	(TRCIOB)				AN10		
	4		P1_7	INT1	(TRAIO)						
	5		P6_5	INT4	(TRCIOB)	(CLK1/CLK2)	SSI_2				
	6		P6_7	(INT3)	(TRCIOD)	(OLIVI)	SSO_2	SDA_2			
	7						330_2	JUA_Z			
			P2_0 P0_7	(INT1)	(TRCIOB)				ANO	CH ²	
G	1			1714	(TRCIOC)				AN0	CH ²	
	2		P1_1	KI1	(TRCIOA/TRCTRG)				AN9		
	3		P1_3	KI3	TRBO(/TRCIOC)				AN11		
	4		P1_6	(INT2)		(CLK0)					
	5		P4_5	ĪNT0		(RXD2)			ADTRG		
	6		P6_6	ĪNT2	(TRCIOC)	(TXD2)	SSCK_2	SCL_2			
	7		P3_1		(TRBO)						

Note:

1. Can be assigned to the pin in parentheses by a program.

R8C/3NT Group 1. Overview

1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 1.8 to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	- 1	Input "L" on this pin resets the MCU.
MODE	MODE	1	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O.
XIN clock output	XOUT	I/O	Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. (1) To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	l	These pins are provided for XCIN clock generation circuit I/O.
XCIN clock output	XCOUT	0	Connect a crystal oscillator between the XCIN and XCOUT pins. (1) To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins.
Timer RA	TRAIO	I/O	Timer RA I/O pin.
	TRAO	0	Timer RA output pin.
Timer RB	TRBO	0	Timer RB output pin.
Timer RC	TRCCLK	1	External clock input pin.
	TRCTRG	I	External trigger input pin.
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins.
Timer RE	TREO	0	Divided clock output pin.
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins.
	RXD0, RXD1, RXD2	1	Serial data input pins.
	TXD0, TXD1, TXD2	0	Serial data output pins.
	CTS2	1	Transmission control input pin.
	RTS2	0	Reception control output pin.

I: Input Note: O: Output

I/O: Input and output

Refer to the oscillator manufacturer for oscillation characteristics.

R8C/3NT Group 1. Overview

Table 1.6 Pin Functions (2)

Item	Pin Name	I/O Type	Description
SSU	SSI_i	I/O	Data I/O pin.
	SCS_i	I/O	Chip-select signal I/O pin.
	SSCK_i	I/O	Clock I/O pin.
	SSO_i	I/O	Data I/O pin.
I ² C bus	SCL_i	I/O	Clock I/O pin
	SDA_i	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter.
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter.
	ADTRG	I	AD external trigger input pin.
Sensor control unit	CHxA, CHxB, CHxC	I/O	Control pins for electrostatic capacitive touch detection
	CH0 to CH4	I	Electrostatic capacitive touch detection pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program.
Input port	P4_2	I	Input-only port.

i = 0 to 3

I: Input O: Output I/O: Input and output

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



R8C/3NT Group 3. Memory

3. Memory

3.1 R8C/3NT Group


Figure 3.1 is a Memory Map of R8C/3NT Group. The R8C/3NT Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 64-Kbyte internal ROM area is allocated addresses 04000h to 13FFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM area is allocated addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFh (the SFR areas for the DTC and other modules). Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



Notes

- 1. The data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The SFR areas for the DTC and other modules are allocated to addresses 02C00h to 02FFFh.
- 3. The blank areas are reserved and cannot be accessed by users.

Part Number		Internal ROM		Internal RAM	
Fait Number	Size	Address 0YYYYh	Address ZZZZZh	Size	Address 0XXXXh
R5F213N7TNBX	48 Kbytes	04000h	_	4 Kbytes	013FFh
R5F213N8TNBX	64 Kbytes	04000h	13FFFh	6 Kbytes	01BFFh
R5F213NATNBX	96 Kbytes	04000h	1BFFFh	8 Kbytes	023FFh
R5F213NCTNBX	128 Kbytes	04000h	23FFFh	10 Kbytes	02BFFh

Figure 3.1 Memory Map of R8C/3NT Group

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.14 list the special function registers. Table 4.15 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000En	Watchdog Timer Control Register	WDTC	00111111b
0010h	Watchdog Timer Control Register	WDIC	OUTTITIB
0011h 0012h			
0013h			
0014h	High Conned On Ohio Conillator Control Con	5047	M/h = = = h · · ·
0015h	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0016h			
0017h			
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b (3)
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0023h 0024h	High-Speed On-Chip Oscillator Control Register 0 High-Speed On-Chip Oscillator Control Register 1	FRA0 FRA1	
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0024h 0025h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2	FRA1 FRA2	When shipping 00h
0024h 0025h 0026h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0024h 0025h 0026h 0027h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register	FRA1 FRA2 OCVREFCR	When shipping 00h 00h
0024h 0025h 0026h 0027h 0028h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag	FRA1 FRA2 OCVREFCR CPSRF	When shipping 00h 00h 00h
0024h 0025h 0026h 0027h 0028h 0029h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4	FRA1 FRA2 OCVREFCR CPSRF FRA4	When shipping 00h 00h 00h When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5	When shipping 00h 00h 00h When shipping When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4	FRA1 FRA2 OCVREFCR CPSRF FRA4	When shipping 00h 00h 00h When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5	When shipping 00h 00h 00h When shipping When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5	When shipping 00h 00h 00h When shipping When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6	When shipping 00h 00h 00h When shipping When shipping When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Fh 0030h 0031h 0032h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping O0h 00h
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Fh 003Fh 0031h 0031h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6 FRA3 CMPA VCAC	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping O0h 00h 00h
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 002Fh 0030h 0031h 0032h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping O0h 00h
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Fh 003Fh 0031h 0031h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6 FRA3 CMPA VCAC	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping O0h 00h 00h
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Fh 003Fh 0031h 0031h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6 FRA3 CMPA VCAC	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping Oth 00h 00h 00h 00h
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 0030h 0031h 0031h 0032h 0034h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6 FRA3 CMPA VCAC	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping Oth 00h 00h 00h 00h
0024h 0025h 0026h 0027h 0028h 0029h 0022h 002Ch 002Dh 002Eh 0030h 0031h 0034h 0034h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6 FRA3 CMPA VCAC VCA1 VCA2	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping 00h 00h 00h 00h 00h 00h 00h 0
0024h 0025h 0026h 0027h 0028h 0029h 0022h 002Ch 002Dh 002Eh 0030h 0031h 0032h 0034h 0034h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6 FRA3 CMPA VCAC VCA1 VCA2	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping 00h 00h 00h 00h 00h 00h 00h 0
0024h 0025h 0026h 0027h 0028h 0029h 002Ah 002Bh 002Ch 002Dh 002Eh 0030h 0031h 0032h 0034h 0035h 0036h 0037h	High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2 On-Chip Reference Voltage Control Register Clock Prescaler Reset Flag High-Speed On-Chip Oscillator Control Register 4 High-Speed On-Chip Oscillator Control Register 5 High-Speed On-Chip Oscillator Control Register 6 High-Speed On-Chip Oscillator Control Register 3 Voltage Monitor Circuit Control Register Voltage Monitor Circuit Edge Select Register Voltage Detect Register 1 Voltage Detect Register 2 Voltage Detection 1 Level Select Register	FRA1 FRA2 OCVREFCR CPSRF FRA4 FRA5 FRA6 FRA6 FRA3 CMPA VCAC VCA1 VCA2	When shipping 00h 00h 00h When shipping When shipping When shipping When shipping 00h 00h 00h 00h 00h 00h 00h 0

X: Undefined

Notes

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, software reset, or watchdog timer reset does not affect this bit.
- 3. The CSPROINI bit in the OFS register is set to 0.
- 4. The LVDAS bit in the OFS register is set to 1.
- 5. The LVDAS bit in the OFS register is set to 0.



Table 4.2 SFR Information (2) (1)

Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h			
0043h			
0044h			
0045h			
0046h	INT4 Interrupt Control Register	INT4IC	XX00X000b
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU0 Interrupt Control Register/IIC0 bus Interrupt Control Register (2)	SSU0IC/IIC0IC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch	INTO LA COLLEGIA DE L	INITOIO	V/V00V000I
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh 005Fh			
0060h			
0060h			
0061h			
0062h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah	Sensor Control Unit Interrupt Control Register	SCUIC	XXXXX000b
006Bh		333.0	1000000
006Ch			
006Dh	 		
006Eh	 		1
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h	SSU1 Interrupt Control Register/IIC1 bus Interrupt Control Register (2)	SSU1IC/IIC1IC	XXXXX000b
0079h	SSU2 Interrupt Control Register/IIC2 bus Interrupt Control Register (2)	SSU2IC/IIC2IC	XXXXX000b
007Ah	SSU3 Interrupt Control Register/IIC3 bus Interrupt Control Register (2)	SSU3IC/IIC3IC	XXXXX000b
007Bh	, <u> </u>		
007Ch			
007Dh			
007Eh			
007Fh			
	•		

Notes:

- 1. The blank areas are reserved and cannot be accessed by users.
- 2. Selectable by IIC0SEL, IIC1SEL, IIC2SEL, and IIC3SEL bits in the SSUIICSR register.

SFR Information (3) (1) Table 4.3

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch	DTC Activation Enable Register 4	DTCEN4	00h
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh	210 / Iouvalion Enable Register 6	BTOLING	0011
0090h			
0091h			
0091h			
0092H			
0093h			
0094n 0095h			
0095h		<u> </u>	
0096h 0097h			
0097h 0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh			XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AFh			XXh
00B0h	UART2 Digital Filter Function Select Register	URXDF	00h
00B1h	<u> </u>		
00B2h			
00B3h			<u> </u>
00B4h			<u> </u>
00B5h			<u> </u>
00B6h			<u> </u>
00B7h			
00B/H			
00B8h			+
00BAh			
00BAh			
00BCh			
00BDh			
	1		
00BEh 00BFh			

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

A dalraga	Dogistor	Cumphal	After Deact
Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h			000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h	A/D (Kegister 5	ADS	
		1.5.	000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h			000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh			000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh			000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh	A/D (Kegistei /	ADI	
1			000000XXb
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h		7.200111	30
00D0h		+	
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h		P2	XXh
	Port P2 Register Port P3 Register		
00E5h		P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh	-		
00ECh	Port P6 Register	P6	XXh
00EDh	a a a green	· -	
00EEh	Port P6 Direction Register	PD6	00h
00EFh	1 ort 1 o Birodion Register	1 20	3011
00506			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h			
00F5h			
00F6h			
00F7h			
00F8h			<u> </u>
00F9h			
00F9H			
00FBh			
00FCh			
00FDh			
00FEh			
00FFh			
X: Undefined		•	•

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

Address	Pogiator	Symbol	After Reset
0100h	Register Timer RA Control Register	Symbol TRACR	00h
0100h	Timer RA I/O Control Register	TRAIOC	00h
0101h	Timer RA Mode Register	TRAMR	00h
0102h	Timer RA Prescaler Register	TRAPRE	FFh
0103h	Timer RA Register	TRA	FFh
0104H	Tiller NA Negister	TINA	1111
0105h			
0107h	Times DD Control Desister	TDDOD	001-
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh	Tiller NE Count Source Select Register	TRECOR	000010000
0110h	Timer RC Mode Register	TRCMR	01001000b
0120II 0121h	Timer RC Control Register 1	TRCCR1	00h
	Timer RC Control Register		
0122h		TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh			FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	Timer RC Trigger Control Register	TRCADCR	00h
0134h			
0135h			
0136h			
0137h			
0138h			
0139h			
013Ah			
013Bh			
013Ch		+	
013Dh			
013Eh			
013En			
UISFII			

Note:

1. The blank areas are reserved and cannot be accessed by users.

Table 4.6 SFR Information (6) (1)

Address	Register	Symbol	After Reset
0140h	. togiste.	6,	7.11.0. 11.0001
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
014111 0150h			+
0150fi 0151h			
0151h			
0153h 0154h			
0154n 0155h			<u> </u>
0155h 0156h			
0156fi 0157h			
0157h 0158h			
0159h			
015Ah			
015Bh			
015Ch 015Dh			
015DH			
015Eh			
015Fh			
04.001-	LIADTA Tananasit/Danasius Mada Danistas		001-
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0160h	UART1 Transmit/Receive Mode Register UART1 Bit Rate Register	U1BRG	XXh
0160h 0161h 0162h	UART1 Transmit/Receive Mode Register UART1 Bit Rate Register UART1 Transmit Buffer Register		XXh XXh
0160h 0161h 0162h 0163h	UART1 Bit Rate Register UART1 Transmit Buffer Register	U1BRG U1TB	XXh XXh XXh
0160h 0161h 0162h 0163h 0164h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0	U1BRG U1TB U1C0	XXh XXh XXh 00001000b
0160h 0161h 0162h 0163h 0164h 0165h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b
0160h 0161h 0162h 0163h 0164h 0165h 0166h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0	U1BRG U1TB U1C0	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b
0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0164h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 016Bh 016Ch 016Dh 016Eh 016Eh 016Fh 0170h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 016Fh 016Fh 0170h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 016Bh 016Ch 016Dh 016Eh 016Eh 016Fh 0170h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 016Fh 016Fh 0170h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 016Fh 0170h 0171h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Eh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0176h 0177h 0177h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0177h 0172h 0173h 0174h 0175h 0176h 0176h 0177h 01778h 0178h 0179h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 0168h 016Ch 016Bh 016Eh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0179h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 0169h 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0174h 0179h 0177h 0178h 0179h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0163h 0165h 0166h 0167h 0168h 0169h 0168h 016Ch 016Bh 016Ch 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0179h 0179h 0179h 0179h 0179h 0179h 0179h 0179h	UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh

Note:

The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

	, , <u> </u>		
Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h	Time Tie Tim Coloct Register T		
0185h			
0186h	Timer Pin Select Register	TIMSR	00h
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh	Low-Voltage Signal Mode Control Register 1	LVMR1	00h
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	Low-Voltage Signal Mode Control Register	LVMR	00h
0191h	I/O Function Pin Select Register 1	PINSR1	00h
0192h	I/O Function Pin Select Register 2	PINSR2	00h
0193h	SS0 Bit Counter Register	SS0BR	F8h
0194h	SS0 Transmit Data Register L / IIC_0 bus Transmit Data Register (2)	SS0TDR / IC0DRT	FFh
0195h	SS0 Transmit Data Register H (2)	SS0TDRH	FFh
0196h	SS0 Receive Data Register L / IIC_0 bus Receive Data Register (2)	SS0RDR / IC0DRR	FFh
0197h		SS0RDRH	FFh
	SS0 Receive Data Register H (2)		
0198h	SS0 Control Register H / IIC_0 bus Control Register 1 (2)	SS0CRH / IC0CR1	00h
0199h	SS0 Control Register L / IIC_0 bus Control Register 2 (2)	SS0CRL / IC0CR2	01111101b
019Ah	SS0 Mode Register / IIC_0 bus Mode Register (2)	SS0MR / IC0MR	00010000b / 00011000b
019Bh	SS0 Enable Register / IIC_0 bus Interrupt Enable Register (2)	SS0ER / IC0IER	00h
019Ch	SS0 Status Register / IIC_0 bus Status Register (2)	SS0SR / IC0SR	00h / 0000X000b
019Dh	SS0 Mode Register 2 / Slave Address Register (2)	SS0MR2 / SAR	00h
	330 Mode Register 27 Glave Address Register (-)	GOOMINE? GAIN	0011
019Eh			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh		1	
		+	
01AEh			
01AFh			
01AFh 01B0h			
01B0h			
01B0h 01B1h	Flash Mamory Status Register	FST	10000X00h
01B0h 01B1h 01B2h	Flash Memory Status Register	FST	10000X00b
01B0h 01B1h 01B2h 01B3h	, ,		
01B0h 01B1h 01B2h 01B3h 01B4h	Flash Memory Control Register 0	FMR0	00h
01B0h 01B1h 01B2h 01B3h 01B4h 01B5h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	
01B0h 01B1h 01B2h 01B3h 01B4h	Flash Memory Control Register 0	FMR0	00h
01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
0180h 0181h 0182h 0183h 0184h 0185h 0186h 0187h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
0180h 0181h 0182h 0183h 0184h 0185h 0186h 0187h 0188h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
01B0h 01B1h 01B2h 01B3h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
0180h 0181h 0182h 0183h 0183h 0185h 0186h 0187h 0188h 0189h 018Ah 018Bh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
0180h 0181h 0182h 0183h 0183h 0184h 0185h 0186h 0187h 0188h 0189h 018Ah 01BBh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h
0180h 0181h 0182h 0183h 0183h 0185h 0186h 0187h 0188h 0189h 018Ah 018Bh	Flash Memory Control Register 0 Flash Memory Control Register 1	FMR0 FMR1	00h 00h

- Notes:

 1. The blank areas are reserved and cannot be accessed by users.
 2. Selectable by the IICOSEL bit in the SSUIICSR register.

Table 4.8 SFR Information (8) (1)

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h	1		XXh
01C6h	-		0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h	Address Materialite register 1	ALEICI	0011
01C9h	+		
01CAh	+		
01CAII	_		
	 		
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			
01D3h			
01D4h			
01D5h			
01D6h			
01D7h			
01D8h			
01D9h			
01DAh			
01DBh			
01DCh	+		
01DDh	_		
	 		
01DEh	 		
01DFh		BUBS	100
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh			
01EDh	 		-
01EEh	+		1
01EFh	+		1
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h	1	14.70	1001
01F5h	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h			
01F9h	External Input Enable Register 0	INTEN	00h
01FAh		INTEN1	
01FAh	External Input Enable Register 1	IIN EIN	00h
01FAh 01FBh	External Input Enable Register 1 INT Input Filter Select Register 0		
01FAh 01FBh 01FCh	INT Input Filter Select Register 0	INTF	00h
01FAh 01FBh			

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

Address	Register	Symbol	After Reset
0200h			
0201h			
0202h			
0203h			
0204h			
0205h			
0206h			
0207h			
0208h			
0209h			
020Ah			
020Bh			
020Ch			
020Dh			
020Eh			
020Fh			
0210h			
0211h			
0212h			
0213h	SS1 Bit Counter Register	SS1BR	F8h
0214h	SS1 Transmit Data Register L / IIC_1 bus Transmit Data Register (2)	SS1TDR/IC1DRT	FFh
0215h	SS1 Transmit Data Register H (2)	SS1TDRH	FFh
0216h	SS1 Receive Data Register L / IIC_1 bus Receive Data Register (2)	SS1RDR/IC1DRR	FFh
0217h	SS1 Receive Data Register H (2)	SS1RDRH	FFh
0218h	SS1 Control Register H / IIC_1 bus Control Register 1 (2)	SS1CRH/IC1CR1	00h
0219h	SS1 Control Register L / IIC_1 bus Control Register 2 (2)	SS1CRL/IC1CR2	01111101b
021Ah	SS1 Mode Register / IIC1 bus Mode Register (2)	SS1MR/IC1MR	00010000b/00011000b
021An	SS1 Enable Register / IIC_1 bus Interrupt Enable Register (2)	SS1ER/IC1IER	00010000b/00011000b
		SS1SR/IC1SR	
021Ch	SS1 Status Register / IIC_1 bus Status Register (2)		00h/0000X000b
021Dh	SS1 Mode Register 2 / Slave Address Register (2)	SS1MR2/SAR1	00h
021Eh			
021Fh			
0220h			
0221h			
0222h			
0223h			
0224h			
0225h			
0226h			
0227h			
0228h			
0229h			
022Ah			
022Bh			
022Ch			
022Dh			
022Eh			
022Fh			
0230h			
0231h			
0232h	000 000	00000	Fol
0233h	SS2 Bit Counter Register	SS2BR	F8h
0234h	SS2 Transmit Data Register L / IIC_2 bus Transmit Data Register (3)	SS2TDR/IC2DRT	FFh
0235h	SS2 Transmit Data Register H (3)	SS2TDRH	FFh
0236h	SS2 Receive Data Register L / IIC_2 bus Receive Data Register (3)	SS2RDR/IC2DRR	FFh
0237h	SS2 Receive Data Register H (3)	SS2RDRH	FFh
0238h	SS2 Control Register H / IIC_2 bus Control Register 1 (3)	SS2CRH/IC2CR1	00h
0239h	SS2 Control Register L / IIC_2 bus Control Register 2 (3)	SS2CRL/IC2CR2	01111101b
023Ah	SS2 Mode Register / IIC 2 bus Mode Register (3)	SS2MR/IC2MR	00010000b/00011000b
023Bh	SS2 Enable Register / IIC_2 bus Interrupt Enable Register (3)	SS2ER/IC2IER	00h
023Ch	SS2 Status Register / IIC_2 bus Status Register (3)	SS2SR/IC2SR	00h/0000X000b
		SS2MR2/SAR2	
023Dh	SS2 Mode Register 2 / Slave Address Register (3)	332IVIRZ/3ARZ	00h
023Eh 023Fh			

Notes:

- The blank areas are reserved and cannot be accessed by users.
 Selectable by the IIC1SEL bit in the SSUIICSR register.
 Selectable by the IIC2SEL bit in the SSUIICSR register.

SFR Information (10) (1) **Table 4.10**

Address	Register	Symbol	After Reset
0240h			
0241h			
0242h			
0243h			
0244h			
0245h			
0246h			
0247h			
0248h			
0249h			
024Ah			
024Bh			
024Ch			
024Dh			
024Eh			
024Fh			
0250h			
0251h			
0252h			
0253h	SS3 Bit Counter Register	SS3BR	F8h
0254h	SS3 Transmit Data Register L / IIC_3 bus Transmit Data Register (2)	SS3TDR/IC3DRT	FFh
0255h	SS3 Transmit Data Register H (2)	SS3TDRH	FFh
		SS3RDR/IC3DRR	FFh
0256h	SS3 Receive Data Register L / IIC_3 bus Receive Data Register (2)		
0257h	SS3 Receive Data Register H (2)	SS3RDRH	FFh
0258h	SS3 Control Register H / IIC_3 bus Control Register 1 (2)	SS3CRH/IC3CR1	00h
0259h	SS3 Control Register L / IIC_3 bus Control Register 2 (2)	SS3CRL/IC3CR2	01111101b
025Ah	SS3 Mode Register / IIC_3 bus Mode Register (2)	SS3MR/IC3MR	00010000b/00011000b
025Bh	SS3 Enable Register / IIC_3 bus Interrupt Enable Register (2)	SS3ER/IC3IER	00h
025Ch	SS3 Status Register / IIC_3 bus Status Register (2)	SS3SR/IC3SR	00h/0000X000b
025Dh	SS3 Mode Register 2 / Slave Address Register (2)	SS3MR2/SAR3	00h
025Eh	500 Mode Register 27 Glave Address Register C7	CCCIVII (2) C/ (I (C	0011
025Eh			
0260h			
0261h			
0262h			
0263h			
0264h			
0265h			
0266h			
0267h			
0268h			
0269h			
026Ah			
026Bh			
026Ch			
026Dh			
026Eh			
026Fh			
0270h			
0271h			
0272h			
0273h			
0274h			
0275h			
0276h			
0277h			
0278h			
0279h			
027Ah			
027Bh			
	1		
027Ch			
027Ch 027Dh			

Notes:

- The blank areas are reserved and cannot be accessed by users.
 Selectable by the IIC3SEL bit in the SSUIICSR register.

Table 4.11 SFR Information (9) (1)

Address	Register	Symbol	After Reset
02C0h	SCU Control Register 0	SCUCR0	00h
02C0H	SCU Mode Register	SCUMR	00h
02C111	SCU Timing Control Register 0	SCTCR0	00000011b
02C2H	SCU Timing Control Register 1	SCTCR1	00000011b
02C3H	SCU Timing Control Register 2	SCTCR2	00010000b
	SCU Timing Control Register 2 SCU Timing Control Register 3	SCTCR2	
02C5h 02C6h			00h
	SCU Channel Control Register	SCHCR SCUCHC	00h
02C7h	SCU Channel Control Counter		00h
02C8h	SCU Flag Register	SCUFR	00h
02C9h	SCU Status Counter	SCUSTC	00h
02CAh	SCU Secondary Counter Set Register	SCSCSR	00000111b
02CBh	SCU Secondary Counter	SCUSCC	00000111b
02CCh			
02CDh			
02CEh	SCU Destination Address Register	SCUDAR	00h
02CFh			00001100b
02D0h	SCU Data Buffer Register	SCUDBR	00h
02D1h			00h
02D2h	SCU Primary Counter	SCUPRC	00h
02D3h			00h
02D4h			
02D5h			
02D6h			
02D7h			
02D8h			
02D9h			
02DAh			
02DBh			
02DCh	Touch Sensor Input Enable Register 0	TSIER0	00h
02DDh			
02DEh			
02DFh			
:			
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DIO Halisiei Vectol Alea		AAII
2C06h			
2C07h			
2C0711	DTC Transfer Vector Area		XXh
2C09h			XXh
	DTC Transfer Vector Area		
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area	T	XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
20 4 FII		<u>l</u>	77/11

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) (1) **Table 4.12**

A didress	Dogistor	Cymah al	After Deact
Address	Register	Symbol	After Reset
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h	1		XXh
2C57h	†		XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h	B 10 Control Bata 5	B10B0	XXh
2C5Ah	4		XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h	1		XXh
2C63h	1		XXh
2C64h	1		XXh
2C65h	1		XXh
2C66h	-		XXh
2C67h		27027	XXh
2C68h	DTC Control Data 5	DTCD5	XXh
2C69h			XXh
2C6Ah			XXh
2C6Bh			XXh
2C6Ch			XXh
2C6Dh			XXh
2C6Eh	1		XXh
2C6Fh	†		XXh
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h	D TO GOTILIO Data o	21020	XXh
2C71h	4		XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h			XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah	†		XXh
2C7Bh	†		XXh
2C7Ch	1		XXh
2C7Dh	-		XXh
2C7Eh	-		XXh
	4		
2C7Fh	DTO C. + ID + C	DT000	XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h			XXh
2C82h			XXh
2C83h			XXh
2C84h	1		XXh
2C85h	1		XXh
2C86h	1		XXh
2C87h	1		XXh
2C88h	DTC Control Data 9	DTCD9	XXh
	D TO CONTION Data 9	DICDS	
2C89h	4		XXh
2C8Ah	-		XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh	1		XXh
Y: Undofined	<u> </u>	<u> </u>	

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (11) (1) **Table 4.13**

A -l -l	Desistes	O: :::-bl	A# D+
Address	Register	Symbol	After Reset
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
2C96h	-		XXh
2C97h			XXh
2C98h	DTC Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh	1		XXh
2C9Eh	-		XXh
2C9Fh		DT00.40	XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h	1		XXh
2CA5h	1		XXh
2CA6h	1		XXh
2CA011			XXh
	DT0.0 + 1D + 40	DTODAG	
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh	1		XXh
2CAFh	-		XXh
2CB0h	DTC Control Data 14	DTCD14	XXh
	DTC CONTOLDATA 14	D1CD14	
2CB1h			XXh
2CB2h			XXh
2CB3h			XXh
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h	B 10 Control Bata 10	B10B10	XXh
	4		
2CBAh	1		XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh	1		XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h		2.32.3	XXh
2CC2h	1		XXh
2CC2h	-		XXh
	-		
2CC4h	-		XXh
2CC5h			XXh
2CC6h			XXh
2CC7h			XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h	1		XXh
2CCAh	1		XXh
2CCBh	1		XXh
	-		
2CCCh	-		XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
Y: Undofined			

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (12) (1) **Table 4.14**

Address	Register	Symbol	After Reset
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h			XXh
2CDAh			XXh
2CDBh			XXh
2CDCh	-		XXh
2CDDh	-		XXh
2CDEh	-		XXh
2CDFh	=		XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h	-		XXh
2CE2h	-		XXh
2CE3h	-		XXh
2CE4h	-		XXh
2CE5h	_		XXh
2CE6h	_		XXh
2CE7h	_		XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h	BTO COMITO Bala 21	B10021	XXh
2CEAh	-		XXh
2CEBh	-		XXh
2CECh	-		XXh
2CEDh	4		XXh
2CEEh	4		XXh
2CEFh	4		XXh
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h	DIC Control Data 22	DICDZZ	XXh
2CF1fi	_		XXh
2CF2fi 2CF3h	-		XXh
2CF3fi 2CF4h	-		XXh
2CF4fi 2CF5h	-		XXh
2CF5h	4		XXh
2CF6h	4		XXh
2CF7h 2CF8h	DTC Control Data 23	DTCD23	XXh
	DIC Control Data 23	D1CD23	
2CF9h	4		XXh
2CFAh	4		XXh
2CFBh	4		XXh
2CFCh	4		XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			
2FFFh			

X: Undefined Note:

The blank areas are reserved and cannot be accessed by users.

Table 4.15 ID Code Areas and Option Function Select Area

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
:			
FFE3h	ID2		(Note 2)
:			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
:			
FFF7h	ID6		(Note 2)
:			
FFFBh	ID7		(Note 2)
:			
FFFFh	Option Function Select Register	OFS	(Note 1)

Notes:

- 1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
 - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- 2. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

5. Resets

The following resets are implemented: hardware reset, power-on reset, voltage monitor 0 reset, watchdog timer reset, and software reset.

Table 5.1 lists the Reset Names and Sources, Figure 5.1 shows a Block Diagram of Reset Circuit.

Table 5.1 Reset Names and Sources

Reset Name	Source
Hardware reset	Input voltage of RESET pin is held "L"
Power-on reset	VCC rises
Voltage monitor 0 reset	VCC falls (monitor voltage: Vdet0)
Watchdog timer reset	Underflow of watchdog timer
Software reset	Write 1 to PM03 bit in PM0 register




Figure 5.1 Block Diagram of Reset Circuit

Table 5.2 lists the Pin Functions while RESET Pin Level is "L", Figure 5.2 shows the CPU Register Status after Reset, Figure 5.3 shows the Reset Sequence.

Table 5.2 Pin Functions while RESET Pin Level is "L"

Pin Name	Pin Function
P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_2 to P4_7, P6	Input port




Figure 5.2 CPU Register Status after Reset




Figure 5.3 Reset Sequence

5.1 Registers

5.1.1 Processor Mode Register 0 (PM0)

Address 0004h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	PM03	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_			
b3	PM03	Software reset bit	The MCU is reset when this bit is set to 1. When	R/W
			read, the content is 0.	
b4		Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	_
b5				
b6	_			
b7	_			

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM0 register.

5.1.2 Reset Source Determination Register (RSTFR)

Address 000Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	WDR	SWR	HWR	CWR]
After Reset	0	Χ	Χ	Χ	Χ	Χ	Χ	Х	(Note 1)

Bit	Symbol	Bit Name	Function	R/W
b0	CWR	Cold start-up/warm start-up	0: Cold start-up	R/W
		determine flag (2, 3)	1: Warm start-up	
b1	HWR	Hardware reset detect flag	0: Not detected	R
			1: Detected	
b2	SWR	Software reset detect flag	0: Not detected	R
			1: Detected	
b3	WDR	Watchdog timer reset detect flag	0: Not detected	R
			1: Detected	
b4	_	Reserved bits	When read, the content is undefined.	R
b5	_			
b6	_			
b7	_	Reserved bit	Set to 0.	R/W

Notes

- 1. The CWR bit is set to 0 (cold start-up) after power-on or voltage monitor 0 reset. This bit remains unchanged at a hardware reset, software reset, or watchdog timer reset.
- 2. If 1 is written to the CWR bit by a program, it is set to 1. (Writing 0 does not affect this bit.)
- 3. When the VW0C0 bit in the VW0C register is set to 0 (voltage monitor 0 reset disabled), the CWR bit value is undefined.

5.1.3 Option Function Select Register (OFS)

Address 0FFFFh Bit b6 b5 b0 b7 b4 b3 b2 b1 Symbol CSPROINI LVDAS VDSEL1 VDSEL0 ROMCP1 ROMCR WDTON After Reset User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	Watchdog timer automatically starts after reset Watchdog timer is stopped after reset	
b1	_	Reserved bit	Set to 1.	
b2	ROMCR	ROM code protect disable bit	ROM code protect disabled ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	ROM code protect enabled ROM code protect disabled	R/W
b4	VDSEL0	Voltage detection 0 level select bit (2)	b5 b4 0 0: 3.80 V selected (Vdet0 3)	R/W
b5	VDSEL1		0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0)	R/W
b6	LVDAS	Voltage detection 0 circuit start bit (3)	O: Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset	
b7	CSPROINI	Count source protection mode after reset select bit	Count source protect mode enabled after reset Count source protect mode disabled after reset	R/W

Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset and voltage monitor 0 reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

5.1.4 **Option Function Select Register 2 (OFS2)**

Address 0FFDBh Bit b6 b7 b5 b4 b3 b2 b1 WDTRCS1 WDTRCS0 WDTUFS1 WDTUFS0 Symbol

Bit Symbol R/W Bit Name **Function** b0 WDTUFS0 Watchdog timer underflow period set bit R/W 0 0: 03FFh WDTUFS1 R/W b1 0 1: 0FFFh 10:1FFFh 1 1: 3FFFh WDTRCS0 Watchdog timer refresh acknowledgement period R/W b2 0 0: 25% b3 WDTRCS1 set bit R/W 0 1: 50% 1 0: 75% 1 1: 100% h4 Reserved bits Set to 1. R/W b5 b6 b7

User Settng Value (1)

Note:

After Reset

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a

Do not write additions to the OFS2 register. If the block including the OFS2 register is erased, the OFS2 register is set to FFh.

When blank products are shipped, the OFS2 register is set to FFh. It is set to the written value after written by the

When factory-programming products are shipped, the value of the OFS2 register is the value programmed by the user.

For a setting example of the OFS2 register, refer to 13.3.1 Setting Example of Option Function Select Area.

Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 14.3.1.1 Refresh Acknowledgment Period.

b0

5.2 Hardware Reset

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the supply voltage meets the recommended operating conditions, pins, CPU, and SFRs are all reset (refer to Table 5.2 Pin Functions while RESET Pin Level is "L", Figure 5.2 CPU Register Status after Reset, and Table 4.1 to Table 4.14 SFR Information).

When the input level applied to the RESET pin changes from "L" to "H", a program is executed beginning with the address indicated by the reset vector. After reset, the low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock.

Refer to 4. Special Function Registers (SFRs) for the states of the SFRs after reset.

The internal RAM is not reset. If the RESET pin is pulled "L" while writing to the internal RAM is in progress, the contents of internal RAM will be undefined.

Figure 5.4 shows an Example of Hardware Reset Circuit and Operation and Figure 5.5 shows an Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation.

5.2.1 When Power Supply is Stable

- (1) Apply "L" to the \overline{RESET} pin.
- (2) Wait for $10 \mu s$.
- (3) Apply "H" to the \overline{RESET} pin.

5.2.2 Power On

- (1) Apply "L" to the \overline{RESET} pin.
- (2) Let the supply voltage increase until it meets the recommended operating conditions.
- (3) Wait for td(P-R) or more to allow the internal power supply to stabilize (refer to **30. Electrical Characteristics**).
- (4) Wait for 10 µs.
- (5) Apply "H" to the \overline{RESET} pin.




Figure 5.4 Example of Hardware Reset Circuit and Operation




Figure 5.5 Example of Hardware Reset Circuit (Usage Example of External Supply Voltage Detection Circuit) and Operation

5.3 Power-On Reset Function

When the RESET pin is connected to the VCC pin via a pull-up resistor, and the VCC pin voltage level rises, the power-on reset function is enabled and the MCU resets its pins, CPU, and SFR. When a capacitor is connected to the RESET pin, too, always keep the voltage to the RESET pin 0.8 VCC or more.

When the input voltage to the VCC pin reaches the Vdet0 level or above, the low-speed on-chip oscillator clock starts counting. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal is held "H" and the MCU enters the reset sequence (refer to **Figure 5.3**). The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after reset.

Refer to 4. Special Function Registers (SFRs) for the states of the SFR after power-on reset.

To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.

Figure 5.6 shows an Example of Power-On Reset Circuit and Operation.




Figure 5.6 Example of Power-On Reset Circuit and Operation

5.4 Voltage Monitor 0 Reset

A reset is applied using the on-chip voltage detection 0 circuit. The voltage detection 0 circuit monitors the input voltage to the VCC pin. The voltage to monitor is Vdet0. To use voltage monitor 0 reset, set the LVDAS bit in the OFS register to 0 (voltage monitor 0 reset enabled after reset). The Vdet0 voltage detection level can be changed by the settings of bits VDSEL0 to VDSEL1 in the OFS register.

When the input voltage to the VCC pin reaches the Vdet0 level or below, the pins, CPU, and SFR are reset.

When the input voltage to the VCC pin reaches the Vdet0 level or above, the low-speed on-chip oscillator clock start counting. When the low-speed on-chip oscillator clock count reaches 32, the internal reset signal is held "H" and the MCU enters the reset sequence (refer to **Figure 5.3**). The low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock after reset.

To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.

Bits VDSEL0 to VDSEL1 and LVDAS cannot be changed by a program. To set these bits, write values to b4 to b6 of address 0FFFFh using a flash programmer.

Refer to **5.1.3 Option Function Select Register (OFS)** for details of the OFS register.

Refer to 4. Special Function Registers (SFRs) for the status of the SFR after voltage monitor 0 reset.

The internal RAM is not reset. When the input voltage to the VCC pin reaches the Vdet0 level or below while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

Refer to 6. Voltage Detection Circuit for details of voltage monitor 0 reset.

Figure 5.7 shows an Example of Voltage Monitor 0 Reset Circuit and Operation.




Figure 5.7 Example of Voltage Monitor 0 Reset Circuit and Operation

5.5 Watchdog Timer Reset

When the PM12 bit in the PM1 register is set to 1 (reset when watchdog timer underflows), the MCU resets its pins, CPU, and SFR if the watchdog timer underflows. Then the program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock with no division is automatically selected as the CPU clock.

Refer to 4. Special Function Registers (SFRs) for the states of the SFRs after watchdog timer reset.

The internal RAM is not reset. When the watchdog timer underflows while writing to the internal RAM is in progress, the contents of internal RAM are undefined.

The underflow period and refresh acknowledge period for the watchdog timer can be set by bits WDTUFS0 to WDTUFS1 and bits WDTRCS0 to WDTRCS1 in the OFS2 register, respectively.

Refer to 14. Watchdog Timer for details of the watchdog timer.

5.6 Software Reset

When the PM03 bit in the PM0 register is set to 1 (MCU reset), the MCU resets its pins, CPU, and SFR. The program beginning with the address indicated by the reset vector is executed. After reset, the low-speed on-chip oscillator clock with no division is automatically selected for the CPU clock.

Refer to 4. Special Function Registers (SFRs) for the states of the SFRs after software reset.

The internal RAM is not reset.



5.7 Cold Start-Up/Warm Start-Up Determination Function

The cold start-up/warm start-up determination function uses the CWR bit in the RSTFR register to determine cold start-up (reset process) at power-on and warm start-up (reset process) when a reset occurred during operation.

The CWR bit is set to 0 (cold start-up) at power-on and also set to 0 at a voltage monitor 0 reset. If 1 is written to the CWR bit by a program, it is set to 1. This bit remains unchanged at a hardware reset, software reset, or watchdog timer reset.

The cold start-up/warm start-up determination function uses voltage monitor 0 reset.

Figure 5.8 shows an Operating Example of Cold Start-Up/Warm Start-Up Function




Figure 5.8 Operating Example of Cold Start-Up/Warm Start-Up Function

5.8 Reset Source Determination Function

The RSTFR register can be used to detect whether a hardware reset, software reset, or watchdog timer reset has occurred.

If a hardware reset occurs, the HWR bit is set to 1 (detected). If a software reset occurs, the SWR bit is set to 1 (detected). If a watchdog timer reset occurs, the WDR bit is set to 1 (detected).

6. Voltage Detection Circuit

The voltage detection circuit monitors the voltage input to the VCC pin. This circuit can be used to monitor the VCC input voltage by a program.

6.1 Overview

The detection voltage of voltage detection 0 can be selected among four levels using the OFS register. The detection voltage of voltage detection 1 can be selected among 16 levels using the VD1LS register. The voltage monitor 0 reset, and voltage monitor 1 interrupt and voltage monitor 2 interrupt can also be used.

Table 6.1 Voltage Detection Circuit Specifications

Item		Voltage Monitor 0	Voltage Monitor 1	Voltage Monitor 2
VCC monitor	Voltage to monitor	Vdet0	Vdet1	Vdet2
	Detection target	Whether passing through Vdet0 by falling	Whether passing through Vdet1 by rising or falling	Whether passing through Vdet2 by rising or falling
	Detection voltage	Selectable among 4 levels using the OFS register.	Selectable among 16 levels using the VD1LS register.	The fixed level.
	Monitor	None	The VW1C3 bit in the VW1C register	The VCA13 bit in the VCA1 register
			Whether VCC is higher or lower than Vdet1	Whether VCC or LVCMP2 input voltage is higher or lower than Vdet2
Process at voltage detection	Reset	Voltage monitor 0 reset Reset at Vdet0 > VCC; CPU operation restarts at VCC > Vdet0	None	None
	Interrupts	None	Voltage monitor 1 interrupt	Voltage monitor 2 interrupt
			Non-maskable or maskable selectable	Non-maskable or maskable selectable
			Interrupt request at: Vdet1 > VCC and/or VCC > Vdet1	Interrupt request at: Vdet2 > VCC and/or VCC > Vdet2
Digital filter	Switching enable/disable	No digital filter function	Supported	Supported
	Sampling time	_	(fOCO-S divided by n) × 2 n: 1, 2, 4, and 8	(fOCO-S divided by n) x 2 n: 1, 2, 4, and 8




Figure 6.1 Voltage Detection Circuit Block Diagram




Figure 6.2 Block Diagram of Voltage Monitor 0 Reset Generation Circuit




Figure 6.3 Block Diagram of Voltage Monitor 1 Interrupt Generation Circuit




Figure 6.4 Block Diagram of Voltage Monitor 2 Interrupt Generation Circuit

6.2 Registers

6.2.1 Voltage Monitor Circuit Control Register (CMPA)

Address 0030h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	COMPSEL		IRQ2SEL	IRQ1SEL	_			_	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_			
b3	_			
b4	IRQ1SEL	Voltage monitor 1 interrupt type select bit (1)	0: Non-maskable interrupt 1: Maskable interrupt	R/W
b5	IRQ2SEL	Voltage monitor 2 interrupt type select bit (2)	0: Non-maskable interrupt 1: Maskable interrupt	R/W
b6	_	Reserved bit	Set to 0.	R/W
b7	COMPSEL	Voltage monitor interrupt type selection enable bit ^(1, 2)	0: Bits IRQ1SEL and IRQ2SEL disabled 1: Bits IRQ1SEL and IRQ2SEL enabled	R/W

Notes:

- 1. When the VW1C0 bit in the VW1C register is set to 1 (enabled), do not set bits IRQ1SEL and COMPSEL simultaneously (with one instruction).
- 2. When the VW2C0 bit in the VW2C register is set to 1 (enabled), do not set bits IRQ2SEL and COMPSEL simultaneously (with one instruction).

6.2.2 Voltage Monitor Circuit Edge Select Register (VCAC)

Address 0031h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	VCAC2	VCAC1	_	Ī
After Reset	0	0	0	0	0	0	0	0	-

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set to 0.	When read, the content is 0.	_
b1	VCAC1	Voltage monitor 1 circuit edge select bit (1)	0: One edge 1: Both edges	R/W
b2	VCAC2	Voltage monitor 2 circuit edge select bit (2)	0: One edge 1: Both edges	R/W
b3	_	Nothing is assigned. If necessary, set to 0.	When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	_			

Notes:

- 1. When the VCAC1 bit is set tot 0 (one edge), the VW1C7 bit in the VW1C register is enabled. Set the VW1C7 bit after setting the VCAC1 bit to 0.
- 2. When the VCAC2 bit is set tot 0 (one edge), the VW2C7 bit in the VW2C register is enabled. Set the VW2C7 bit after setting the VCAC2 bit to 0.

6.2.3 Voltage Detect Register 1 (VCA1)

Address 0033h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	VCA13	_	_	_
After Reset	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_			
b3	VCA13	Voltage detection 2 signal monitor flag (1)	0: VCC < Vdet2 1: VCC ≥ Vdet2 or voltage detection 2 circuit disabled	R
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_			
b7	_			

Note

1. When the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled), the VCA13 bit is enabled.

When the VCA27 bit in the VCA2 register is set to 0 (voltage detection 2 circuit disabled), the VCA13 bit is set to 1 (VCC \geq Vdet2).

6.2.4 Voltage Detect Register 2 (VCA2)

Address 0034h Bit b6 b5 b3 b1 b0 b7 b4 b2 Symbol VCA27 VCA26 VCA25 VCA20 0 After Reset 0 0 0 0 0 0 The above applies when the LVDAS bit in the OFS register is set to 1. After Reset 0 0 0 0 1 The above applies when the LVDAS bit in the OFS register is set to 0.

Bit	Symbol	Bit Name	Function	R/W
b0	VCA20	Internal power low consumption	0: Low consumption disabled	R/W
		enable bit (1)	1: Low consumption enabled (2)	
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	_			
b4	_			
b5	VCA25	Voltage detection 0 enable bit (3)	0: Voltage detection 0 circuit disabled	R/W
			1: Voltage detection 0 circuit enabled	
b6	VCA26	Voltage detection 1 enable bit (4)	0: Voltage detection 1 circuit disabled	R/W
			1: Voltage detection 1 circuit enabled	
b7	VCA27	Voltage detection 2 enable bit (5)	0: Voltage detection 2 circuit disabled	R/W
			1: Voltage detection 2 circuit enabled	

Notes:

- 1. Use the VCA20 bit only when the MCU enters wait mode. To set the VCA20 bit, follow the procedure shown in Figure 9.3 Procedure for Reducing Internal Power Consumption Using VCA20 bit.
- 2. When the VCA20 bit is set to 1 (low consumption enabled), do not set the CM10 bit in the CM1 register to 1 (stop mode).
- 3. When writing to the VCA25 bit, set a value after reset.
- 4. To use the voltage detection 1 interrupt or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1. After the VCA26 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 1 circuit starts operation.
- 5. To use the voltage detection 2 interrupt or the VCA13 bit in the VCA1 register, set the VCA27 bit to 1.

 After the VCA27 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 2 circuit starts operation.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.

6.2.5 Voltage Detection 1 Level Select Register (VD1LS)

Address 0036h b3 b1 Bit b7 b6 b5 b4 b2 b0 VD1S2 Symbol VD1S3 VD1S1 VD1S0 0 0 0 0 After Reset 0 1

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2 b3	VD1S0 VD1S1 VD1S2 VD1S3	Voltage detection 1 level select bit (Reference voltage when the voltage falls)	b3 b2 b1 b0 0 0 0 0: 2.20 V (Vdet1_0) 0 0 0 1: 2.35 V (Vdet1_1) 0 0 1 0: 2.50 V (Vdet1_2) 0 0 1 1: 2.65 V (Vdet1_3) 0 1 0 0: 2.80 V (Vdet1_4) 0 1 0 1: 2.95 V (Vdet1_5) 0 1 1 0: 3.10 V (Vdet1_5) 0 1 1 1: 3.25 V (Vdet1_7) 1 0 0 0: 3.40 V (Vdet1_8) 1 0 0 1: 3.55 V (Vdet1_8) 1 0 1 1: 3.85 V (Vdet1_A) 1 0 1 1: 3.85 V (Vdet1_B) 1 1 0 0: 4.00 V (Vdet1_C) 1 1 0 1: 4.15 V (Vdet1_D) 1 1 1 0: 4.30 V (Vdet1_E) 1 1 1 1: 4.45 V (Vdet1_F)	R/W R/W R/W
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_			
b7	_			

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VD1LS register.

6.2.6 Voltage Monitor 0 Circuit Control Register (VW0C)

Address 0038h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol VW0C0 After Reset 0 0 Χ 0 0 The above applies when the LVDAS bit in the OFS register is set to 1. After Reset 0 0 Χ 1 The above applies when the LVDAS bit in the OFS register is set to 0.

Bit	Symbol	Bit Name	Function	R/W
b0	VW0C0	Voltage monitor 0 reset enable bit (1)	0: Disabled 1: Enabled	R/W
b1	_	Reserved bit	Set to 1.	R/W
b2	_	Reserved bit	Set to 0.	R/W
b3	_	Reserved bit	When read, the content is undefined.	R
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_	Reserved bits	Set to 1.	R/W
b7	_			

Note:

1. The VW0C0 bit is enabled when the VCA25 bit in the VCA2 register is set to 1 (voltage detection 0 circuit enabled).

When writing to the VW0C0 bit, set a value after reset.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before writing the VW0C register.

6.2.7 Voltage Monitor 1 Circuit Control Register (VW1C)

Address 0039h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	VW1C7	_	VW1F1	VW1F0	VW1C3	VW1C2	VW1C1	VW1C0
After Reset	1	0	0	0	1	0	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	VW1C0	Voltage monitor 1 interrupt enable bit (1)	0: Disabled 1: Enabled	R/W
b1	VW1C1	Voltage monitor 1 digital filter disable mode select bit ^(2, 6)	O: Digital filter enabled mode (digital filter circuit enabled) 1: Digital filter disable mode (digital filter circuit disabled)	R/W
b2	VW1C2	Voltage change detection flag (3, 4)	0: Not detected 1: Vdet1 passing detected	R/W
b3	VW1C3	Voltage detection 1 signal monitor flag (3)	0: VCC < Vdet1 1: VCC ≥ Vdet1 or voltage detection 1 circuit disabled	R
b4 b5	VW1F0 VW1F1	Sampling clock select bit ⁽⁶⁾	0 0: fOCO-S divided by 1 0 1: fOCO-S divided by 2 1 0: fOCO-S divided by 4 1 1: fOCO-S divided by 8	R/W R/W
b6	_	Reserved bit	Set to 0.	R/W
b7	VW1C7	Voltage monitor 1 interrupt generation condition select bit ⁽⁵⁾	0: When VCC reaches Vdet1 or above 1: When VCC reaches Vdet1 or below	R/W

Notes:

- 1. The VW1C0 is enabled when the VCA26 bit in the VCA2 register is set to 1 (voltage detection 1 circuit enabled). Set the VW1C0 bit to 0 (disabled) when the VCA26 bit is set to 0 (voltage detection 1 circuit disabled). To set the VW0C0 bit to 1 (enabled), follow the procedure shown in **Table 6.2 Procedure for Setting Bits**
 - Associated with Voltage Monitor 1 Interrupt.
- 2. When using the digital filter (while the VW1C1 bit is 0), set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on).
 - To use the voltage monitor 1 interrupt to exit stop mode, set the VW1C1 bit in the VW1C register to 1 (digital filter disabled).
- 3. Bits VW1C2 and VW1C3 are enabled when the VCA26 bit in the VCA2 register is set to 1 (voltage detection 1 circuit enabled).
- 4. Set the VW1C2 bit to 0 by a program. When 0 is written by a program, this bit is set to 0 (and remains unchanged even if 1 is written to it).
- 5. The VW1C7 bit is enabled when the VCAC1 bit in the VCAC register is set to 0 (one edge). After setting the VCAC1 bit to 0, set the VW1C7 bit.
- 6. When the VW1C0 bit is set to 1 (enabled), do not set the VW1C1 bit and bits VW1F1 and VW1F0 simultaneously (with one instruction).

Set the PRC3 bit in the PRCR register to 1 (write enabled) before writing the VW1C register. Rewriting the VW1C register may set the VW1C2 bit to 1. Set the VW1C2 bit to 0 after rewriting the VW1C register.

6.2.8 Voltage Monitor 2 Circuit Control Register (VW2C)

Address 003Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	VW2C7	_	VW2F1	VW2F0	VW2C3	VW2C2	VW2C1	VW2C0
After Reset	1	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	VW2C0	Voltage monitor 2 interrupt enable bit (1)	0: Disabled 1: Enabled	R/W
b1	VW2C1	Voltage monitor 2 digital filter disable mode select bit ^(2, 6)	O: Digital filter enable mode (digital filter circuit enabled) 1: Digital filter disable mode (digital filter circuit disabled)	R/W
b2	VW2C2	Voltage change detection flag (3, 4)	0: Not detected 1: Vdet2 passing detected	R/W
b3	VW2C3	WDT detection monitor flag (4)	0: Not detected 1: Detected	R/W
b4 b5	VW2F0 VW2F1	Sampling clock select bit ⁽⁶⁾	0 0: fOCO-S divided by 1 0 1: fOCO-S divided by 2 1 0: fOCO-S divided by 4 1 1: fOCO-S divided by 8	R/W R/W
b6	_	Reserved bit	Set to 0.	R/W
b7	VW2C7	Voltage monitor 2 interrupt generation condition select bit ⁽⁵⁾	0: When VCC reaches Vdet2 or above 1: When VCC reaches Vdet2 or below	R/W

Notes:

- The VW2C0 is enabled when the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled). Set the VW2C0 bit to 0 (disabled) when the VCA27 bit is set to 0 (voltage detection 2 circuit disabled). To set the VW2C0 bit to 1 (enabled), follow the procedure shown in Table 6.3 Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt.
- 2. When using the digital filter (while the VW2C1 bit is 0), set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on).
 - To use the voltage monitor 2 interrupt to exit stop mode, set the VW2C1 bit in the VW2C register to 1 (digital filter disabled).
- 3. The VW2C2 bit is enabled when the VCA27 bit in the VCA2 register is set to 1 (voltage detection 2 circuit enabled).
- 4. Set this bit to 0 by a program. When 0 is written by a program, this bit is set to 0 (and remains unchanged even if 1 is written to it).
- 5. The VW2C7 bit is enabled when the VCAC2 bit in the VCAC register is set to 0 (one edge). After setting the VCAC2 bit to 0, set the VW2C7 bit.
- 6. When the VW2C0 bit is set to 1 (enabled), do not set the VW2C1 bit and bits VW2F1 and VW2F0 simultaneously (with one instruction).

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VW2C register. Rewriting the VW2C register may set the VW2C2 bit to 1. After rewriting this register, set the VW2C2 bit to 0.

6.2.9 Option Function Select Register (OFS)

Address 0FFFFh Bit b6 b5 b0 b7 b4 b3 b2 b1 Symbol CSPROINI VDSEL1 VDSEL0 ROMCP1 ROMCR WDTON LVDAS After Reset User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	Watchdog timer automatically starts after reset Watchdog timer is stopped after reset	R/W
b1	_	Reserved bit	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	ROM code protect disabled ROMCP1 bit enabled	R/W
b3		ROM code protect bit	ROM code protect enabled ROM code protect disabled	R/W
b4 b5	VDSEL0 VDSEL1	Voltage detection 0 level select bit (2)	0 0: 3.80 V selected (Vdet0_3) 0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1)	R/W R/W
			1 1: 1.90 V selected (Vdet0_0)	
b6	LVDAS	Voltage detection 0 circuit start bit (3)	Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset	R/W
b7	CSPROINI	Count source protection mode after reset select bit	Count source protect mode enabled after reset Count source protect mode disabled after reset	R/W

Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset and voltage monitor 0 reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

6.3 VCC Input Voltage

6.3.1 Monitoring Vdet0

Vdet0 cannot be monitored.

6.3.2 Monitoring Vdet1

Once the following settings are made, the comparison result of voltage monitor 1 can be monitored by the VW1C3 bit in the VW1C register after td(E-A) has elapsed (refer to **30. Electrical Characteristics**).

- (1) Set bits VD1S3 to VD1S0 in the VD1LS register (voltage detection 1 detection voltage).
- (2) Set the VCA26 bit in the VCA2 register to 1 (voltage detection 1 circuit enabled).

6.3.3 Monitoring Vdet2

Once the following settings are made, the comparison result of voltage monitor 2 can be monitored by the VCA13 bit in the VCA1 register after td(E-A) has elapsed (refer to **30. Electrical Characteristics**).

• Set the VCA27 bit in the VCA2 register to 1 (voltage detection 2 circuit enabled).

6.4 Voltage Monitor 0 Reset

To use voltage monitor 0 reset, set the LVDAS bit in the OFS register to 0 (voltage monitor 0 reset enabled after reset)

Figure 6.5 shows an Operating Example of Voltage Monitor 0 Reset.




Figure 6.5 Operating Example of Voltage Monitor 0 Reset

6.5 Voltage Monitor 1 Interrupt

Table 6.2 lists the Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt. Figure 6.6 shows an Operating Example of Voltage Monitor 1 Interrupt.

To use the voltage monitor 1 interrupt to exit stop mode, set the VW1C1 bit in the VW1C register to 1 (digital filter disabled).

Table 6.2 Procedure for Setting Bits Associated with Voltage Monitor 1 Interrupt

Step	When Using Digital Filter	When Using No Digital Filter				
1	Select the voltage detection 1 detection voltage by bits VD1S3 to VD1S0 in the VD1LS					
	register.					
2	Set the VCA26 bit in the VCA2 register to 1 (vo	Itage detection 1 circuit enabled).				
3	Wait for td(E-A).					
4	Set the COMPSEL bit in the CMPA register to	1.				
5 (1)	Select the interrupt type by the IRQ1SEL in the	CMPA register.				
6	Select the sampling clock of the digital filter by	Set the VW1C1 bit in the VW1C register to 1				
	bits VW1F0 and VW1F1 in the VW1C register.	(digital filter disabled).				
7 (2)	Set the VW1C1 bit in the VW1C register to 0	_				
, , ,	(digital filter enabled).					
8	Select the interrupt request timing by the VCAC the VW1C register.	1 bit in the VCAC register and the VW1C7 bit in				
9	Set the VW1C2 bit in the VW1C register to 0.					
9						
10	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on)					
		(NI a von it time a manufact)				
11	Wait for 2 cycles of the sampling clock of the digital filter — (No wait time required)					
12 (3)	Set the VW1C0 bit in the VW1C register to 1 (voltage monitor 1 interrupt enabled)					

Notes:

- 1. When the VW1C0 bit is set to 0, steps 4 and 5 can be executed simultaneously (with one instruction).
- 2. When the VW1C0 bit is set to 0, steps 6 and 7 can be executed simultaneously (with one instruction).
- 3. When the voltage detection 1 circuit is enabled while the voltage monitor 1 interrupt is disabled, low voltage is detected and the VW1C2 bit becomes 1.

When low voltage is detected after the voltage detection 1 circuit is enabled until an interrupt is enabled for the setting procedure of bits associated with voltage monitor 1 interrupt, an interrupt is not generated. After an interrupt is enabled, read the VW1C2 bit. When the bit is read as 1, perform the process that occurs when low voltage is detected.




Figure 6.6 Operating Example of Voltage Monitor 1 Interrupt

6.6 Voltage Monitor 2 Interrupt

Table 6.3 lists the Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt. Figure 6.7 shows an Operating Example of Voltage Monitor 2 Interrupt.

To use the voltage monitor 2 interrupt to exit stop mode, set the VW2C1 bit in the VW2C register to 1 (digital filter disabled).

Table 6.3 Procedure for Setting Bits Associated with Voltage Monitor 2 Interrupt

Step	When Using Digital Filter	When Using No Digital Filter				
1	Set the VCA27 bit in the VCA2 register to 1 (vo	Itage detection 2 circuit enabled).				
2	Wait for td(E-A).					
3	Set the COMPSEL bit in the CMPA register to	1.				
4 (1)	Select the interrupt type by the IRQ2SEL in the	CMPA register.				
5	Select the sampling clock of the digital filter by bits VW2F0 and VW2F1 in the VW2C register.					
6 (2)	Set the VW2C1 bit in the VW2C register to 0 (digital filter enabled).	_				
7	Select the interrupt request timing by the VCAC the VW2C register.	2 bit in the VCAC register and the VW2C7 bit in				
8	Set the VW2C2 bit in the VW2C register to 0.					
9	Set the CM14 bit in the CM1 register to 0 (low-speed on-chip oscillator on).	_				
10	Wait for 2 cycles of the sampling clock of the digital filter.	— (No wait time required)				
11 ⁽³⁾	Set the VW2C0 bit in the VW2C register to 1 (voltage monitor 2 interrupt enabled).					

Notes:

- 1. When the VW2C0 bit is set to 0, steps 3 and 4 can be executed simultaneously (with one instruction).
- 2. When the VW2C0 bit is set to 0, steps 5 and 6 can be executed simultaneously (with one instruction).
- 3. When the voltage detection 2 circuit is enabled while the voltage monitor 2 interrupt is disabled, low voltage is detected and the VW2C2 bit becomes 1.

When low voltage is detected after the voltage detection 2 circuit is enabled until an interrupt is enabled for the setting procedure of bits associated with voltage monitor 2 interrupt, an interrupt is not generated. After an interrupt is enabled, read the VW2C2 bit. When the bit is read as 1, perform the process that occurs when low voltage is detected.




Figure 6.7 Operating Example of Voltage Monitor 2 Interrupt

7. I/O Ports

There are 43 I/O ports P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, and P6 (P4_3 and P4_4 can be used as I/O ports if the XCIN clock oscillation circuit is not used. P4_6 and P4_7 can be used as I/O ports if the XIN clock oscillation circuit is not used).

If the A/D converter is not used, P4_2 can be used as an input-only port.

Table 7.1 lists an Overview of I/O Ports.

Table 7.1 Overview of I/O Ports

Ports	I/O	Type of Output	I/O Setting	Internal Pull-Up Resister	Drive Capacity Switch	Input Level Switch
P0, P6	I/O	CMOS3 state	Set in 1-bit units	Set in 4-bit units (1)	Set in 4-bit units (3)	Set in 8-bit units (4)
P1, P2	I/O	CMOS3 state	Set in 1-bit units	Set in 4-bit units (1)	Set in 1-bit units (2)	Set in 8-bit units (4)
P3_0, P3_1, P3_3	I/O	CMOS3 state	Set in 1-bit units	Set in 3-bit units (1)	Set in 3-bit units (3)	Set in 6-bit units (4)
P3_4, P3_5, P3_7	I/O	CMOS3 state	Set in 1-bit units	Set in 3-bit units (1)	Set in 3-bit units (3)	
P4_3 ⁽⁵⁾	I/O	CMOS3 state	Set in 1-bit units	Set in 1-bit units (1)	Set in 1-bit units (3)	Set in 6-bit units (4)
P4_4 ⁽⁵⁾ , P4_5, P4_6 ⁽⁶⁾ , P4_7 ⁽⁶⁾	I/O	CMOS3 state	Set in 1-bit units	Set in 4-bit units (1)	Set in 4-bit units (3)	
P4_2 ⁽⁷⁾	I	(No output function)	None	None	None	

Notes

- 1. In input mode, whether an internal pull-up resistor is connected or not can be selected by registers PUR0 and PUR1.
- 2. Whether the drive capacity of the output transistor is set to low or high can be selected using registers P1DRR and P2DRR.
- 3. Whether the drive capacity of the output transistor is set to low or high can be selected using registers DRR0 and DRR1.
- 4. The input threshold value can be selected among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC) using registers VLT0 and VLT1.
- 5. When the XCIN clock oscillation circuit is not used, these ports can be used as I/O ports.
- 6. When the XIN clock oscillation circuit is not used, these ports can be used as I/O ports.
- 7. When the A/D converter is not used, this port can be used as an input-only ports.

7.1 Functions of I/O Ports

The PDi_j (j = 0 to 7) bit in the PDi (i = 0 to 4, 6) register controls I/O of the ports P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, and P6. The Pi register consists of a port latch to hold output data and a circuit to read pin states.

Figures 7.1 to 7.14 show the Configurations of I/O Ports. Table 7.2 lists the Functions of I/O Ports.

Table 7.2 Functions of I/O Ports

Operation When	Value of PDi_j Bit in PDi Register (1)					
Accessing Pi Register	When PDi_j Bit is Set to 0 (Input Mode)	When PDi_j Bit is Set to 1 (Output Mode)				
Read	Read the pin input level.	Read the port latch.				
Write	Write to the port latch.	Write to the port latch. The value written to the port latch is output from the pin.				

i = 0 to 4, 6, j = 0 to 7

Note:

1. Nothing is assigned to bits PD3 2, PD3 6, PD4 0 to PD4 2.

7.2 Effect on Peripheral Functions

I/O ports function as I/O ports for peripheral functions (refer to **Table 1.4 Pin Name Information by Pin Number**).

Table 7.3 lists the Setting of PDi_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0 to 4, 6, j = 0 to 7).

Refer to the description of each function for information on how to set peripheral functions.

Table 7.3 Setting of PDi_j Bit when Functioning as I/O Ports for Peripheral Functions (i = 0 to 4, 6, j = 0 to 7)

I/O of Peripheral Function	PDi_j Bit Settings for Shared Pin Function
Input	Set this bit to 0 (input mode).
Output	This bit can be set to either 0 or 1 (output regardless of the port setting).

7.3 Pins Other than I/O Ports

Figure 7.15 shows the Configuration of I/O Pins.




Figure 7.1 Configuration of I/O Ports (1)




Figure 7.2 Configuration of I/O Ports (2)




Figure 7.3 Configuration of I/O Ports (3)




Figure 7.4 Configuration of I/O Ports (4)




Figure 7.5 Configuration of I/O Ports (5)




Figure 7.6 Configuration of I/O Ports (6)




Figure 7.7 Configuration of I/O Ports (7)




Figure 7.8 Configuration of I/O Ports (8)




Figure 7.9 Configuration of I/O Ports (9)




Figure 7.10 Configuration of I/O Ports (10)




Figure 7.11 Configuration of I/O Ports (11)




Figure 7.12 Configuration of I/O Ports (12)




Figure 7.13 Configuration of I/O Ports (13)




Figure 7.14 Configuration of I/O Ports (14)




Figure 7.15 Configuration of I/O Pins

7.4 Registers

7.4.1 Port Pi Direction Register (PDi) (i = 0 to 4, 6)

Address 00E2h (PD0 (1)), 00E3h (PD1), 00E6h (PD2), 00E7h (PD3 (2)), 00EAh (PD4 (3)), 00EEh (PD6)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	PDi_7	PDi_6	PDi_5	PDi_4	PDi_3	PDi_2	PDi_1	PDi_0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PDi_0	Port Pi_0 direction bit	0: Input mode (functions as an input port)	R/W
b1	PDi_1	Port Pi_1 direction bit	1: Output mode (functions as an output port)	R/W
b2	PDi_2	Port Pi_2 direction bit		R/W
b3	PDi_3	Port Pi_3 direction bit		R/W
b4	_	Port Pi_4 direction bit		R/W
b5	PDi_5	Port Pi_5 direction bit		R/W
b6	PDi_6	Port Pi_6 direction bit		R/W
b7	PDi_7	Port Pi_7 direction bit		R/W

Notes:

- 1. Write to the PD0 register with the next instruction after that used to set the PRC2 bit in the PRCR register to 1 (write enabled).
- 2. Bits PD3_2 and PD3_6 in the PD3 register are unavailable on this MCU. If it is necessary to set bits PD3_2 and PD3_6, set to 0. When read, the content is 0.
- 3. Bits PD4_0 to PD4_2 in the PD4 register are unavailable on this MCU. If it is necessary to set bits PD4_0 to PD4_2 set to 0. When read, the content is 0.

The PDi register selects whether I/O ports are used for input or output. Each bit in the PDi register corresponds to one port.

7.4.2 Port Pi Register (Pi) (i = 0 to 4, 6)

Address 00E0h (P0), 00E1h (P1), 00E4h (P2), 00E5h (P3 (1)), 00E8h (P4 (2)), 00ECh (P6)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	Pi_7	Pi_6	Pi_5	Pi_4	Pi_3	Pi_2	Pi_1	Pi_0
After Reset	Х	Х	Х	Х	Х	Х	Х	X

Bit	Symbol	Bit Name	Function	R/W
b0	Pi_0	Port Pi_0 bit	0: "L" level	R/W
b1	Pi_1	Port Pi_1 bit	1: "H" level	R/W
b2	Pi_2	Port Pi_2 bit		R/W
b3	Pi_3	Port Pi_3 bit		R/W
b4	Pi_4	Port Pi_4 bit		R/W
b5	Pi_5	Port Pi_5 bit		R/W
b6	Pi_6	Port Pi_6 bit		R/W
b7	Pi_7	Port Pi_7 bit		R/W

Notes:

- 1. Bits P3_2, and P3_6 in the P3 register are unavailable on this MCU. If it is necessary to set bits P3_2 and P3_6, set to 0. When read, the content is 0.
- 2. Bits P4_0 to P4_1 in the P4 register are unavailable on this MCU. If it is necessary to set bits P4_0 to P4_1 set to 0. When read, the content is 0.

Data input and output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to retain output data and a circuit to read the pin status. The value written in the port latch is output from the pin. Each bit in the Pi register corresponds to one port.

$Pi_j Bit (i = 0 to 4, 6, j = 0 to 7) (Port <math>Pi_j Bit)$

The pin level of any I/O port which is set to input mode can be read by reading the corresponding bit in this register. The pin level of any I/O port which is set to output mode can be controlled by writing to the corresponding bit in this register.

7.4.3 Timer RA Pin Select Register (TRASR)

Address 0	180h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	TRAOSEL0	_	TRAIOSEL1	TRAIOSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TRAIOSEL0	TRAIO pin select bit	b1 b0	R/W
b1	TRAIOSEL1		0 0: TRAIO pin not used 0 1: P1_7 assigned	R/W
			1 0: P1_5 assigned	
			1 1: Do not set.	
b2	_	Reserved bit	Set to 0.	R/W
b3	TRAOSEL0	TRAO pin select bit	0: P3_7 assigned	R/W
			1: P3_0 assigned	
b4	_	Reserved bit	Set to 0.	R/W
b5	<u> </u>	Nothing is assigned. If necessary, se-	t to 0. When read, the content is 0.	_
b6	<u> </u>			
b7	<u> </u>			

The TRASR register selects which pin is assigned to the timer RA I/O. To use the I/O pin for timer RA, set this register.

Set the TRASR register before setting the timer RA associated registers. Also, do not change the setting value in this register during timer RA operation.

7.4.4 Timer RB/RC Pin Select Register (TRBRCSR)

Address 0181h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	TRCCLKSEL1	TRCCLKSEL0	_	_	_	TRBOSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TRBOSEL0	TRBO pin select bit	0: P1_3 assigned	R/W
			1: P3_1 assigned	
b1	_	Reserved bits	Set to 0.	R/W
b2	_			R/W
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b4	TRCCLKSEL0	TRCCLK pin select bit	b5 b4	R/W
b5	TRCCLKSEL1		0 0: TRCCLK pin not used 0 1: P1_4 assigned	R/W
			1 0: P3_3 assigned	
			1 1: Do not set.	
b6	_	Reserved bit	Set to 0.	R/W
				1 1 / V V
b7	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		

The TRBRCSR register selects which pin is assigned to the timer RB and timer RC I/O. To use the I/O pin for timer RB and timer RC, set this register.

Set the TRBOSEL0 bit before setting the timer RB associated registers. Set bits TRCCLKSEL0 to TRCCLKSEL1 before setting the timer RC associated registers. Also, do not change the setting values of the TRBOSEL0 bit during timer RB operation. Do not change the setting values of bits TRCCLKSEL0 to TRCCLKSEL1 during timer RC operation.

7.4.5 Timer RC Pin Select Register 0 (TRCPSR0)

Address 0182h Bit b7 b6 b5 b4 b3 b2 b1 b0 TRCIOBSEL2 TRCIOBSEL1 TRCIOBSEL0 Symbol TRCIOASEL2 TRCIOASEL1 TRCIOASEL0 After Reset 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TRCIOASEL0	TRCIOA/TRCTRG pin select bit	b2 b1 b0	R/W
b1	TRCIOASEL1		0 0 0: TRCIOA/TRCTRG pin not used 0 0 1: P1_1 assigned	R/W
b2	TRCIOASEL2		0 1 0: P0 0 assigned	R/W
			0 1 1: P0_1 assigned	
			1 0 0: P0_2 assigned	
			Other than above: Do not set.	
b3	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	_
b4	TRCIOBSEL0	TRCIOB pin select bit	b6 b5 b4	R/W
b5	TRCIOBSEL1		0 0 0: TRCIOB pin not used 0 0 1: P1_2 assigned	R/W
b6	TRCIOBSEL2		0 1 0: P0_3 assigned	R/W
			0 1 1: P0_4 assigned	
			1 0 0: P0_5 assigned	
			1 0 1: P2_0 assigned	
			1 1 0: P6_5 assigned	
			Other than above: Do not set.	
b7	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	_

The TRCPSR0 register selects which pin is assigned to the timer RC I/O. To use the I/O pin for timer RC, set this register.

Set the TRCPSR0 register before setting the timer RC associated registers. Also, do not change the setting value in this register during timer RC operation.

7.4.6 Timer RC Pin Select Register 1 (TRCPSR1)

Address 0183h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TRCIODSEL2 TRCIODSEL1 TRCIODSEL0 TRCIOCSEL2 TRCIOCSEL1 TRCIOCSEL0 After Reset 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	TRCIOCSEL0 TRCIOCSEL1 TRCIOCSEL2	TRCIOC pin select bit	b2 b1 b0 0 0 0: TRCIOC pin not used 0 0 1: P1_3 assigned 0 1 0: P3_4 assigned 0 1 1: P0_7 assigned 1 0 0: P2_1 assigned 1 0 1: P6_6 assigned Other than above: Do not set.	R/W R/W R/W
b3		Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b4 b5 b6	TRCIODSEL0 TRCIODSEL1 TRCIODSEL2	TRCIOD pin select bit	0 0 0: TRCIOD pin not used 0 0 1: P1_0 assigned 0 1 0: P3_5 assigned 0 1 1: P0_6 assigned 1 0 0: P2_2 assigned 1 0 1: P6_7 assigned Other than above: Do not set.	R/W R/W R/W
b7	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_

The TRCPSR1 register selects which pin is assigned to the timer RC I/O. To use the I/O pin for timer RC, set this register.

Set the TRCPSR1 register before setting the timer RC associated registers. Also, do not change the setting value in this register during timer RC operation.

7.4.7 Timer Pin Select Register (TIMSR)

Address 0186h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	TREOSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TREOSEL0	TREO pin select bit	0: P0_4 pin assigned	R/W
			1: P6_0 pin assigned	
b1	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b2	_			_
b3	_			_
b4	_			_
b5	_			_
b6	_			_
b7	_			_

The TIMSR register selects which pin is assigned as the timer RE I/O. To use the I/O pin for timer RE, set this register.

Set the TIMSR register before setting the registers associated with timer RE. Also, do not change the setting value in this register during the operation of timer RE.

7.4.8 UARTO Pin Select Register (U0SR)

Address	0188h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CLK0SEL0	_	RXD0SEL0	_	TXD0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TXD0SEL0	TXD0 pin select bit	0: TXD0 pin not used	R/W
			1: P1_4 assigned	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b2	RXD0SEL0	RXD0 pin select bit	0: RXD0 pin not used	R/W
			1: P1_5 assigned	
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b4	CLK0SEL0	CLK0 pin select bit	0: CLK0 pin not used	R/W
			1: P1_6 assigned	
b5	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b6	_			
b7	_			

The UOSR register selects which pin is assigned to the UARTO I/O. To use the I/O pin for UARTO, set this register.

Set the UOSR register before setting the UART0 associated registers. Also, do not change the setting value in this register during UART0 operation.

7.4.9 UART1 Pin Select Register (U1SR)

 Address 0189h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 CLK1SEL1
 CLK1SEL0
 RXD1SEL1
 RXD1SEL0
 TXD1SEL1
 TXD1SEL0

 After Reset
 0
 0
 0
 0
 0
 0
 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TXD1SEL0 TXD1SEL1	TXD1 pin select bit	0 0: TXD1 pin not used 0 1: P0_1 assigned 1 0: P6_3 assigned 1 1: Do not set.	R/W R/W
b2 b3	RXD1SEL0 RXD1SEL1	RXD1 pin select bit	b3 b2 0 0: RXD1 pin not used 0 1: P0_2 assigned 1 0: P6_4 assigned 1 1: Do not set.	R/W R/W
b4 b5	CLK1SEL0 CLK1SEL1	CLK1 pin select bit	b5 b4 0 0: CLK1 pin not used 0 1: P0_3 assigned 1 0: P6_2 assigned 1 1: P6_5 assigned	R/W R/W
b6 b7		Nothing is assigned. If necessary, set	o 0. When read, the content is 0.	_

The U1SR register selects which pin is assigned to the UART1 I/O. To use the I/O pin for UART1, set this register.

Set the U1SR register before setting the UART1 associated registers. Also, do not change the setting value in this register during UART1 operation.

7.4.10 UART2 Pin Select Register 0 (U2SR0)

Address 018Ah Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol RXD2SEL1 RXD2SEL0 TXD2SEL2 TXD2SEL1 TXD2SEL0 After Reset 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	TXD2SEL0 TXD2SEL1 TXD2SEL2	TXD2 pin select bit	b2 b1 b0 0 0 0: TXD2 pin not used 0 0 1: P3_7 assigned 0 1 0: P3_4 assigned 0 1 1: Do not set. 1 0 0: Do not set. 1 0 1: P6_6 assigned 1 1 0: Do not set. 1 1 1: Do not set.	R/W R/W R/W
b3	_	Reserved bit	Set to 0.	_
b4 b5	RXD2SEL0 RXD2SEL1	RXD2 pin select bit	0 0: RXD2 pin not used 0 1: P3_4 assigned 1 0: P3_7 assigned 1 1: P4_5 assigned	R/W R/W
b6 b7	<u> </u>	Reserved bits	Set to 0.	R/W R/W

The U2SR0 register selects which pin is assigned to the UART2 I/O. To use the I/O pin for UART2, set this register.

Set the U2SR0 register before setting the UART2 associated registers. Also, do not change the setting value in this register during UART2 operation.

7.4.11 UART2 Pin Select Register 1 (U2SR1)

Address 018Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CTS2SEL0	_	_	CLK2SEL1	CLK2SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	CLK2SEL0 CLK2SEL1	CLK2 pin select bit	0 0: CLK2 pin not used 0 1: P3_5 assigned 1 0: Do not set. 1 1: P6_5 assigned	R/W R/W
b2	_	Reserved bit	Set to 0.	R/W
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b4	CTS2SEL0	CTS2/RTS2 pin select bit	0: CTS2/RTS2 pin not used 1: P3_3 assigned	R/W
b5	_	Reserved bit	Set to 0.	R/W
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	<u> </u>
b7	_			

The U2SR1 register selects which pin is assigned to the UART2 I/O. To use the I/O pin for UART2, set this register.

Set the U2SR1 register before setting the UART2 associated registers. Also, do not change the setting value in this register during UART2 operation.

7.4.12 SSU/IIC Pin Select Register (SSUIICSR)

Address 018Ch Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol IIC3SEL IIC2SEL IIC1SEL IIC0SEL After Reset 0 0 0 n 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	IIC0SEL	SSU_0/IIC_0 switch bit	0: SSU_0 function selected	R/W
			1: IIC_0 function selected	
b1	_	Reserved bit	Set to 0.	R/W
b2	IIC1SEL	SSU_1/IIC_1 switch bit	0: SSU_1 function selected	R/W
			1: IIC_1 function selected	
b3	IIC2SEL	SSU_2/IIC_2 switch bit	0: SSU_2 function selected	R/W
			1: IIC_2 function selected	
b4	_	Reserved bits	Set to 0.	R/W
b5	_			R/W
b6	_			R/W
b7	IIC3SEL	SSU_3/IIC_3 switch bit	0: SSU_3 function selected	R/W
			1: IIC_3 function selected	

7.4.13 Low-Voltage Signal Mode Control Register 1 (LVMR1)

Address 018Dh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol SSUIIC3LVM SSUIIC2LVM SSUIIC1LVM SSUIIC0LVM I4LVM LVM1PR 0 0 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	LVM1PR	Low-voltage signal mode protect bit	0: Write disabled	R/W
			1: Write enabled ⁽¹⁾	
b1	I4LVM	INT4 low-voltage signal mode control	0: Low-voltage signal mode disabled	R/W
		bit	1: Low-voltage signal mode enabled	
b2	SSUIIC0LVM	SSU_0 low-voltage signal mode	0: Low-voltage signal mode disabled	R/W
		control bit	1: Low-voltage signal mode enabled (2)	
b3	SSUIIC1LVM	SSU_1 low-voltage signal mode	0: Low-voltage signal mode disabled	R/W
		control bit	1: Low-voltage signal mode enabled (2)	
b4	SSUIIC2LVM	SSU_2 low-voltage signal mode	0: Low-voltage signal mode disabled	R/W
		control bit	1: Low-voltage signal mode enabled (2)	
b5	SSUIIC3LVM	SSU_3 low-voltage signal mode	0: Low-voltage signal mode disabled	R/W
		control bit	1: Low-voltage signal mode enabled (2)	
b6	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	_
b7	_			_

Notes:

- 1. When the LVMPR bit is set to 1 (write enabled), writing to bits I4LVM and SSUIICiLVM (i = 0 to 3) is enabled. Rewrite bits I4LVM and SSUIICiLVM (j = 0 to 3) after setting the LVMPR bit to 1. When writing 1 to the LVMPR bit, write 0 and then 1 continuously.
- 2. When the SSUIICiLVM (i = 0 to 3) bit is set to 1, regardless of the settings of bits CSOS, SOOS, and SCKOS in the SSiMR2 (i = 0 to 3) register, the SCS_i pin, the data output pin, and the SSCK_i pin are set to N-channel-open-drain output.

For the combinations of data I/O pins, refer to 24.3.2.1 Association between Data I/O Pins and SSi Shift Register.

7.4.14 INT Interrupt Input Pin Select Register (INTSR)

Address 018Eh Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol INT3SEL1 INT3SEL0 INT2SEL1 INT2SEL0 INT1SEL1 INT1SEL0 After Reset 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	
b1 b2	INT1SEL0 INT1SEL1	INT1 pin select bit	b2 b1 0 0: P1_7 assigned 0 1: P1_5 assigned 1 0: P2_0 assigned 1 1: Do not set.	R/W R/W
b3	_	Reserved bit	Set to 0.	R/W
b4 b5	INT2SEL1	INT2 pin select bit	0 0: P6_6 assigned 0 1: Do not set. 1 0: P6_0 assigned 1 1: P1_6 assigned	R/W R/W
b6 b7	INT3SEL0 INT3SEL1	INT3 pin select bit	b7 b6 0 0: P3_3 assigned 0 1: Do not set. 1 0: P6_7 assigned 1 1: P3_0 assigned	R/W R/W

The INTSR register selects which pin is assigned to the \overline{INTi} (i = 1 to 3) input. To use \overline{INTi} , set this register. Set the INTSR register before setting the \overline{INTi} associated registers. Also, do not change the setting values in this register during \overline{INTi} operation.

7.4.15 I/O Function Pin Select Register (PINSR)

Address 018Fh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SDA0DLY1	SDA0DLY0	IIC0TCHALF	IIC0TCTWI	IOINSEL	_	_	XCSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	XCSEL	XCIN/XCOUT pin connect bit	O: XCIN not connected to P4_3, XCOUT not connected to P4_4 1: XCIN connected to P4_3, XCOUT connected to P4_4 Output Description:	R/W
b1	_	Reserved bit	Set to 0.	R/W
b2	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_
b3	IOINSEL	I/O port input function select bit	O: The I/O port input function depends on the PDi (i = 0 to 4, 6) register. When the PDi_j (j = 0 to 7) bit in the PDi register is set to 0 (input mode), the pin input level is read. When the PDi_j bit in the PDi register is set to 1 (output mode), the port latch is read. 1: The I/O port input function reads the pin input level regardless of the PDi register	R/W
b4	IICOTCTWI	IIC_0 double transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC0CR1 register 1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the IC0CR1 register	R/W
b5	IIC0TCHALF	IIC_0 half transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC0CR1 register 1: Transfer rate is half the value set with bits CKS0 to CKS3 in the IC0CR1 register	R/W
b6	SDA0DLY0	SDA_0 digital delay select bit	b7 b6	R/W
b7	SDA0DLY1		0 0: Digital delay of 3 × f1 cycles 0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W

XCSEL Bit (XCIN/XCOUT pin connect bit)

The XCSEL bit is used to connect XCIN and XCOUT to P4_3 and P4_4, respectively. When this bit is set to 1, XCIN is connected to P4_3 and XCOUT is connected to P4_4. For how to set XCIN and XCOUT, refer to 9. Clock Generation Circuit.

IOINSEL Bit (I/O port input function select bit)

The IOINSEL bit is used to select the pin level of an I/O port when the PDi_j (j = 0 to 7) bit in the PDi (i = 0 to 4, 6) register is set to 1 (output mode). When this bit is set to 1, the I/O port input function reads the pin input level regardless of the PDi register.

Table 7.4 lists I/O Port Values Read by Using IOINSEL Bit. The IOINSEL bit can be used to change the input function of all I/O ports except P4_2.

Table 7.4 I/O Port Values Read by Using IOINSEL Bit

L	PDi_j bit in PDi register	0 (input	t mode)	1 (output mode)		
Ī	IOINSEL bit	0	1	0	1	
I	I/O port values read	Pin inp	ut level	Port latch value	Pin input level	

7.4.16 Low-Voltage Signal Mode Control Register (LVMR)

Address 0190h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	I3LVM	I2LVM	I1LVM	I0LVM	U2LVM	U1LVM	U0LVM	LVMPR
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LVMPR	Low-voltage signal mode protect bit	0: Write disabled	R/W
			1: Write enabled ⁽¹⁾	
b1	U0LVM	UART0 low-voltage signal mode control bit (1)	0: Low-voltage signal mode disabled	R/W
b2	U1LVM	UART1 low-voltage signal mode control bit (1)	1: Low-voltage signal mode enabled (2)	R/W
b3	U2LVM	UART2 low-voltage signal mode control bit (1)		R/W
b4	IOLVM	INTO low-voltage signal mode control bit (1)	0: Low-voltage signal mode disabled 1: Low-voltage signal mode enabled	R/W
b5	I1LVM	INT1 low-voltage signal mode control bit (1)	1. Low-voitage signal mode enabled	R/W
b6	I2LVM	INT2 low-voltage signal mode control bit (1)		R/W
b7	I3LVM	INT3 low-voltage signal mode control bit (1)		R/W

- 1. When the LVMPR bit is set to 1 (write enabled), writing to bits UiLVM (i = 0 to 2) and IjLVM (j = 0 to 3) is enabled. Rewrite bits UiLVM (i = 0 to 2) and IjLVM (j = 0 to 3) after setting the LVMPR bit to 1. When writing 1 to the LVMPR bit, write 0 and then 1 continuously.
- 2. When the UiLVM (i = 0 to 2) bit is set to 1, the TxDi pin is set to N-channel open-drain output regardless of the setting of the NCH bit in the UiC0 (i = 0 to 2) register.

7.4.17 Pull-Up Control Register 0 (PUR0)

Address 01E0h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	PU07	PU06	PU05	PU04	PU03	PU02	PU01	PU00	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	PU00	P0_0 to P0_3 pull-up	0: Not pulled up	R/W
b1	PU01	P0_4 to P0_7 pull-up	1: Pulled up ⁽¹⁾	R/W
b2	PU02	P1_0 to P1_3 pull-up		R/W
b3		P1_4 to P1_7 pull-up		R/W
b4	PU04	P2_0 to P2_3 pull-up		R/W
b5	PU05	P2_4 to P2_7 pull-up		R/W
b6		P3_0, P3_1, P3_3 pull-up		R/W
b7	PU07	P3_4, P3_5, P3_7 pull-up		R/W

Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

For pins used as input, the setting values in the PUR0 register are valid.

7.4.18 Pull-Up Control Register 1 (PUR1)

Address 01E1h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	PU15	PU14	_	_	PU11	PU10
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W	
b0			0: Not pulled up	R/W	
b1	PU11	P4_4 to P4_7 pull-up	1: Pulled up ⁽¹⁾	R/W	
b2	_	lothing is assigned. If necessary, set to 0. When read, the content is 0.			
b3	_			_	
b4	PU14	P6_0 to P6_3 pull-up	0: Not pulled up	R/W	
b5	PU15	P6_4 to P6_7 pull-up	1: Pulled up ⁽¹⁾	R/W	
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_	
b7	_			_	

Note:

1. When this bit is set to 1 (pulled up), the pin whose port direction bit is set to 0 (input mode) is pulled up.

For pins used as input, the setting values in the PUR1 register are valid.

7.4.19 Port P1 Drive Capacity Control Register (P1DRR)

Address 01F0h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	P1DRR7	P1DRR6	P1DRR5	P1DRR4	P1DRR3	P1DRR2	P1DRR1	P1DRR0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0		P1_0 drive capacity	0: Low	R/W
b1		P1_1 drive capacity	1: High ⁽¹⁾	R/W
b2		P1_2 drive capacity		R/W
b3		P1_3 drive capacity		R/W
b4		P1_4 drive capacity		R/W
b5		P1_5 drive capacity		R/W
b6		P1_6 drive capacity		R/W
b7	P1DRR7	P1_7 drive capacity		R/W

Note:

1. Both "H" and "L" output are set to high drive capacity.

The P1DRR register selects whether the drive capacity of the P1 output transistor is set to low or high.

The P1DRRi bit (i = 0 to 7) is used to select whether the drive capacity of the output transistor is set to low or high for each pin.

For pins used as output, the setting values in the P1DRR register are valid.

7.4.20 Port P2 Drive Capacity Control Register (P2DRR)

Address 01F1h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	P2DRR7	P2DRR6	P2DRR5	P2DRR4	P2DRR3	P2DRR2	P2DRR1	P2DRR0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	P2DRR0	P2_0 drive capacity	0: Low	R/W
b1	P2DRR1	P2_1 drive capacity	1: High ⁽¹⁾	R/W
b2		P2_2 drive capacity		R/W
b3		P2_3 drive capacity		R/W
b4		P2_4 drive capacity		R/W
b5		P2_5 drive capacity		R/W
b6		P2_6 drive capacity		R/W
b7	P2DRR7	P2_7 drive capacity		R/W

Note

1. Both "H" and "L" output are set to high drive capacity.

The P2DRR register selects whether the drive capacity of the P2 output transistor is set to low or high. The P2DRRi bit (i = 0 to 7) is used to select whether the drive capacity of the output transistor is set to low or high for each pin.

For pins used as output, the setting values in the P2DRR register are valid.

7.4.21 Drive Capacity Control Register 0 (DRR0)

Address 01F2h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DRR07	DRR06	_	_	_	_	DRR01	DRR00
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W		
b0	DRR00	P0_0 to P0_3 drive capacity	0: Low	R/W		
b1	DRR01	P0_4 to P0_7 drive capacity	1: High ⁽¹⁾	R/W		
b2	_	othing is assigned. If necessary, set to 0. When read, the content is 0.				
b3	_					
b4	_					
b5	_					
b6	DRR06	P3_0, P3_1, P3_3 drive capacity	0: Low	R/W		
b7	DRR07	P3_4, P3_5, P3_7 drive capacity	1: High ⁽¹⁾	R/W		

Note:

Α

1. Both "H" and "L" output are set to high drive capacity.

For pins used as output, the setting values in the DRR0 register are valid.

DRR00 Bit (P0_0 to P0_3 drive capacity)

The DRR00 bit selects whether the drive capacity of the P0_0 to P0_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

DRR01 Bit (P0_4 to P0_7 drive capacity)

The DRR01 bit selects whether the drive capacity of the P0_4 to P0_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

DRR06 Bit (P3_0, P3_1, P3_3 drive capacity)

The DRR06 bit selects whether the drive capacity of the P3_0, P3_1, P3_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

DRR07 Bit (P3_4, P3_5, P3_7 drive capacity)

The DRR07 bit selects whether the drive capacity of the P3_4, P3_5, P3_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

7.4.22 Drive Capacity Control Register 1 (DRR1)

Address 01F3h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	DRR15	DRR14	_	_	DRR11	DRR10
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W			
b0		P4_3 drive capacity	0: Low	R/W			
b1		P4_4 to P4_7 drive capacity	1: High ⁽¹⁾	R/W			
b2	_	Nothing is assigned. If necessary, set t	hing is assigned. If necessary, set to 0. When read, the content is 0.				
b3	_						
b4		P6_0 to P6_3 drive capacity	0: Low	R/W			
b5		P6_4 to P6_7 drive capacity	1: High ⁽¹⁾	R/W			
b6	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_			
b7	_						

Note:

1. Both "H" and "L" output are set to high drive capacity.

For pins used as output, the setting values in the DRR1 register are valid.

DRR10 Bit (P4_3 drive capacity)

The DRR10 bit selects whether the drive capacity of the P4_3 output transistor is set to low or high. This bit is used to select whether the drive capacity of the output transistor is set to low or high for one pin.

DRR11 Bit (P4_4 to P4_7 drive capacity)

The DRR11 bit selects whether the drive capacity of the P4_4 to P4_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

DRR14 Bit (P6_0 to P6_3 drive capacity)

The DRR14 bit selects whether the drive capacity of the P6_0 to P6_3 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

DRR15 Bit (P6_4 to P6_7 drive capacity)

The DRR15 bit selects whether the drive capacity of the P6_4 to P6_7 output transistors is set to low or high. This bit is used to select whether the drive capacity of the output transistors is set to low or high for four pins.

7.4.23 Input Threshold Control Register 0 (VLT0)

Address 01F5h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol VLT07 VLT06 VLT05 VLT04 VLT03 VLT02 VLT01 VLT00 After Reset 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	VLT00	P0 input level select bit	b1 b0 0 0: 0.50 × VCC	R/W
b1	VLT01		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b2	VLT02	P1 input level select bit	b3 b2 0 0: 0.50 × VCC	R/W
b3	VLT03		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC 1 1: Do not set.	
b4	VLT04	P2 input level select bit	b5 b4	R/W
b5	VLT05		0 0: 0.50 × VCC 0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b6	VLT06	P3_0, P3_1, P3_3 to P3_5, P3_7	67 b6 0 0: 0.50 × VCC	R/W
b7	VLT07	input level select bit	0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	

The VLT0 register selects the voltage level of the input threshold values for ports P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7. Bits VLT00 to VLT07 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC) for every eight pins.

7.4.24 Input Threshold Control Register 1 (VLT1)

Address 01F6h

7 (44)	0 0							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		_	VLT15	VLT14		_	VLT11	VLT10
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	VLT10	P4_2 to P4_7 input level select bit	b1 b0 0 0: 0.50 × VCC	R/W
b1	VLT11		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b2	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b3	_			
b4	VLT14	P6 input level select bit	b5 b4 0 0: 0.50 × VCC	R/W
b5	VLT15		0 1: 0.35 × VCC	R/W
			1 0: 0.70 × VCC	
			1 1: Do not set.	
b6	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b7	_			

The VLT1 register selects the voltage level of the input threshold values for ports P4_2 to P4_7, and P6. Bits VLT10 to VLT17 are used to select the input threshold values among three voltage levels (0.35 VCC, 0.50 VCC, and 0.70 VCC).

7.5 Port Settings

Tables 7.5 to 7.53 list the port settings.

Table 7.5 Port P0_0/AN7/CHxC/TRCIOA/TRCTRG

Register	PD0		P	ADIN	NSEL		SC	CUCR0	TF	RCPS	R0	Timer RC Setting	Fination
Bit	PD0_0		СН		ADG	SEL	SCUE	BCSHORT	TR	CIOA	SEL		Function
Dit	FD0_0	2	1	0	1	0	SCOL	BC3110K1	2	1	0	_	
	0	X	Χ	Х	Х	Х	0	Х	Ot	her th 010b		Х	Input port (1)
	1	Х	Х	Х	Х	Х	0	Х		her th 010b		Х	Output port (2)
	0	1	1	1	0	0	0	Х	Ot	her th 010b		Х	A/D converter input (AN7) (1)
Setting Value	Х	Х	Х	Х	Х	Х	1	1	Х	Х	Х	Х	CHxC input, CHxC forced "H" output (2, 3, 4)
value	Х	Χ	Χ	Х	Х	Х	1	0	Χ	Х	Χ	X	CHxC forced "H" output (2, 3)
	0	Х	Х	Х	Х	Х	0	Х	0	1	0	Refer to Table 7.50 TRCIOA Pin Setting	TRCIOA input (1)
	Х	Х	Х	х	Х	Х	0	Х	0	1	0	Refer to Table 7.50 TRCIOA Pin Setting	TRCIOA output (2)

X: 0 or 1

- 1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR00 bit in the DRR0 register to 1.
- 3. After the sensor control unit operates, "H" is forcibly output from CHxC in Status 2.
- 4. After the sensor control unit operates, CHxC is set to input in Status 6 to 10 and 15 to 20.

Table 7.6 Port P0_1/AN6/CHxB/TXD1/TRCIOA/TRCTRG

Register	PD0		,	٩DI	NSEL		S	CUCR0	U1	SR	U	1M	R	TR	CPS	R0	Timer RC Setting	Forestina
Bit	PD0_1		CH	ł	ADG	SEL	SCUE	BCSHORT	TXD1	ISEL	0,	SMI)	TRO	CIOA	SEL		Function
Dit	1 00_1	2	1	0	1	0	SCOL	DOSHORT	1	0	2	1	0	2	1	0		
	0	Х	Х	Х	Х	Х	0	Х	Other 01		Х	Х	Х		ner th 011b		Х	Input port (1)
	1	х	Х	Х	Х	Х	0	X	Other 01		Х	Х	X		ner th 011b		X	Output port (2)
	0	1	1	0	0	0	0	Х	Other than 01b		Х	Х	Х		ner th 011b		Х	A/D converter input (AN6) (1)
	Х	х	х	х	Х	Х	1	1	Other 01		Х	х	х	Х	Х	Х	Х	CHxB input, CHxB forced "L" output (2, 5, 6)
Setting	Х	Х	Х	Х	Х	Х	1	0	Other 01		Х	Х	Х	Х	X	Х	Х	CHxB forced "L" output (2, 5)
Value	×	Х	Х	х	Х	Х	0	X	0	1	0	0	1 0	Х	Х	Х	Х	TXD1 output (2, 3, 4)
												1	0					
	0	х	х	x	Х	Х	0	×	Other than 01b		Х	х	X	0	1	1	Refer to Table 7.50 TRCIOA Pin Setting	TRCIOA input (1)
	Х	Х	Х	x	Х	Х	0	х	Other 01		Χ	х	х	0	1	1	Refer to Table 7.50 TRCIOA Pin Setting	TRCIOA output (2)

X: 0 or 1

- 1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR00 bit in the DRR0 register to 1.
- 3. N-channel open-drain output by setting the NCH bit in the U1C0 register to 1.
- 4. N-channel open-drain output by setting the U1LVM bit in the LVMR register to 1, regardless of the setting value of the NCH bit in the U1C0 register.
- 5. After the sensor control unit operates, "L" is forcibly output from CHxB in Status 5 and 14.
- 6. After the sensor control unit operates, CHxB is set to input in Status 6 to 10 and 15 to 20.

Table 7.7 Port P0_2/AN5/CHxA/RXD1/TRCIOA/TRCTRG

Register	PD0		Α	NDIN	ISEL		SCUCR0	U1	SR	TR	CPS	R0	Timer RC Setting	
Bit	PD0 2		СН		ADG	SEL	SCUE	RXD	1SEL	TRO	CIOAS	SEL		Function
Dit	FD0_2	2	1	0	1	0	SCOL	1	0	2	1	0	_	
	0	Х	Х	Х	Х	Х	0	Х	Х		ner th 100b		Х	Input port (1)
	1	Х	Х	Х	Х	Х	0	Х	Х		ner th 100b		X	Output port (2)
	0	1	0	1	0	0	0		r than 1b		ner th 100b		Х	A/D converter input (AN5) ⁽¹⁾
Setting Value	Х	Х	Х	Х	Х	Х	1	Х	Х	Х	Х	х	Х	CHxA input, CHxA forced "L" output (2, 3)
	0	Х	Х	Х	Х	Х	0	0	1		ner th		Х	RXD1 input (1, 4)
	0	Х	Х	Х	Х	Х	0	Х	Х	1	0	0	Refer to Table 7.50 TRCIOA Pin Setting	TRCIOA input (1)
	Х	Х	Х	Х	Х	Х	0	Х	Х	1	0	0	Refer to Table 7.50 TRCIOA Pin Setting	TRCIOA output (2)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU00 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR00 bit in the DRR0 register to 1.
- 3. After the sensor control unit operates, "L" is forcibly output from CHxA in Status 4, 5, 13, and 14.
- 4. CMOS input by setting the U1LVM bit in the LVMR register to 1.

Table 7.8 Port P0_3/AN4/CH0/CLK1/TRCIOB

Register	PD0			AD	Ν	ISEL		SCUCR0	TSIER0	S	CHC	R	U1:	SR			U1I	MR	TR	CPS	R0	Timer RC Setting	F
Bit	PD0_3		CI	Н	1	ADG	SEL	SCUE	CH00E	Ī	CHC	;	CLK1	ISEL	S	M	O	CKDIR	TRO	CIOB	SEL		Function
DIL	PD0_3	2	1	0		1	0	300E	CHOOL	2	1	0	1	0	2	1	0	CKDIK	2	1	0	_	
	0	Х	X	X		х	Х	0	Х	Х	Х	Х	Other 01		X	Χ	X	Х		her th 010b		Х	Input port (1)
	1	Х	×	X		Х	Х	0	Х	X	Х	Х	Other 01		X	Χ	X	Х		her th 010b		Х	Output port (2)
	0	1	0	0		0	0	0	Х	Х	Х	Х	Other 01		Х	Χ	X	Х		her th 010b		Х	A/D converter input (AN4) ⁽¹⁾
	Х	Х	Х	X		х	Х	1	1	0	0	0	Other 01		Х	Χ	Х	Х	Х	Х	Х	X	CH0 input
Setting	Х	Х	Х	X		Х	Х	1	1		ner th 000k		Other 01		X	Χ	Х	Х	Х	Х	Х	×	CH0 forced "H" output (2)
Value	0	Х	Х	X		Х	Х	0	Х	Х	Х	х	0	1	X	Χ	х	1	Х	Х	Х	×	CLK1 (external clock) input (1, 3)
	Х	Х	×	X		Х	Х	0	Х	Х	Х	Х	0	1	0	0	1	0	Х	Х	Х	Х	CLK1 (internal clock) output (2, 4)
	0	X	×	X		Х	Х	0	Х	X	Х	х	Other 01		Х	X	X	Х	0	1	0	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB input (1)
	х	X	×	X		х	Х	0	Х	Х	Х	Х	Other 01	than	Х	X	X	Х	0	1	0	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB output (2)

X: 0 or 1 Notes:

1. Pulled up by setting the PU00 bit in the PUR0 register to 1.

- 2. Output drive capacity high by setting the DRR00 bit in the DRR0 register to 1.
- 3. CMOS input by setting the U1LVM bit in the LVMR register to 1.
- 4. N-channel open-drain output by setting the U1LVM bit in the LVMR register to 1.

Table 7.9 Port P0_4/AN3/CH1/TREO/TRCIOB

Register	PD0		,	٩DI	NSEL	-	SCUCR0	TSIER0	S	CHC	R	TIMSR	TRECR1	TR	CPS	R0	Timer RC Setting	Function
Bit	PD0 4		СН		ADG	SEL	SCUE	CH01E		CHC	;	TREOSEL0	TOENA	TRO	CIOB	SEL		Function
	1 20_1	2	1	0	1	0	COOL	OTTOTE	2	1	0	TREGGEE	102107	2	1	0		
	0	Х	Х	Χ	Χ	Х	0	Х	Х	Х	Х	Other tha	an 01b		her tl 011b		Х	Input port (1)
	1	Х	Х	X	Х	Х	0	Х	Х	Х	Х	Other tha		her tl 011b		Х	Output port (2)	
	0	0	1	1	0	0	0	Х	Х	Х	Х	Other tha	an 01b		her tl 011b		х	A/D converter input (AN3) (1)
	Х	Χ	Χ	Χ	Х	Х	1	1	0	0	1	Х	Х	Χ	Χ	Х	Х	CH1 input
Setting Value	Х	Х	Х	X	Х	Х	1	1		Othe an 00		Х	Х	Х	X	Х	Х	CH1 forced "H" output (2)
	Х	Х	X	x	X	Х	0	Х	Х	Х	Х	0	1		her tl 011b		Х	TREO output (2)
	0	х	Х	X	X	Х	0	X	х	х	Х	X	Х	0	1	1	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB input (1)
	Х	Х	х	Х	Х	х	0	Х	Х	Х	Х	Х	Х	0	1	1	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB output (2)

X: 0 or 1 Notes:

Table 7.10 Port P0_5/AN2/CH2/TRCIOB

Register	PD0		Α	NDIN	ISEL		SCUCR0	TSIER0	S	CHC	R	TR	CPS	R0	Timer RC Setting	Function
Bit	PD0_5		СН		ADG	SEL	SCUE	CH01E		CHC)	TRO	CIOB	SEL		Function
DIL	FD0_3	2	1	0	1	0	SCOL	CHUIL	2	1	0	2	1	0		
	0	Х	Х	Х	Х	Х	0	X	Х	Х	Х		ner th 100b		Х	Input port (1)
	1	Х	Х	Х	Х	Х	0	Х	Х	Х	Х		ner th 100b		Х	Output port (2)
	0	0	1	0	0	0	0	Х	Х	Х	Х		ner th		Х	A/D converter input (AN2) (1)
Setting	Х	Χ	Х	Х	Х	Х	1	1	0	1	0	Х	Χ	Χ	Х	CH2 input
Value	Х	Х	Х	Х	Х	Х	1	1		nerth 010k		Х	Х	Х	Х	CH2 forced "H" output (2)
	0	х	x	Х	Х	Х	0	Х	Х	x	Х	1	0	0	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB input (1)
	Х	Х	Х	Х	Х	Х	0	Х	Х	Х	Х	1	0	0	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB output (2)

X: 0 or 1

^{1.} Pulled up by setting the PU01 bit in the PUR0 register to 1.

^{2.} Output drive capacity high by setting the DRR01 bit in the DRR0 register to 1.

^{1.} Pulled up by setting the PU01 bit in the PUR0 register to 1.

^{2.} Output drive capacity high by setting the DRR01 bit in the DRR0 register to 1.

Table 7.11 Port P0_6/AN1/CH3/TRCIOD

Register	PD0		,	ΑD	INSEI	L	SCUCR0	TSIER0		S	СН	CF	₹		TR	CPS	R1	ĺ	Timer RC Setting	
Bit	PD0 6		CH	ł	ADG	SEL	SCUE	CH03E		(СН	IC			TRO	CIOD	SE	L		Function
Dit	1 00_0	2	1	0	1	0	SCOL	O 103L	4	3	2	1	(0	2	1		0	_	
	0	х	X	Х	Х	Х	0	Х	Х	Х	Х	()		X		ner th 011b		า	Х	Input port (1)
	1	х	X	Х	Х	Х	0	Х	Х	Х	Х	()		X		ner th 011b		1	Х	Output port (2)
	0	0	0	1	0	0	0	Х	Χ	Х	X	()		X		ner th 011b		1	X	A/D converter input (AN1) (1)
Setting	Х	Х	Х	Χ	Χ	Х	1	1	0	0	0	1	•	1	Χ	Х		Χ	X	CH3 input
Value	Х	Х	X	Х	Х	Х	1	1	C			tha 11b			Х	Х		X	Х	CH3 forced "H" output (2)
	0	х	X	Х	Х	Х	0	Х	х	X	×	(>	()	X	0	1		1	Refer to Table 7.53 TRCIOD Pin Setting	TRCIOD input (1)
	Х	Х	Х	х	Х	Х	0	Х	Х	X	×	(>	()	X	0	1		1	Refer to Table 7.53 TRCIOD Pin Setting	TRCIOD output (2)

X: 0 or 1 Notes:

2. Output drive capacity high by setting the DRR01 bit in the DRR0 register to 1.

Table 7.12 Port P0_7/AN0/CH4/TRCIOC

Register	PD0			ΑD	INSE		SCUCR0	TSIER0		S	СН	CF	R		TR	CPS	R1	Timer RC Setting	
Bit	PD0_7		Cŀ	1	ADG	SEL	SCUE	CH04E		(СН	С			TRO	CIOC	SEL		Function
DIL	PD0_1	2	1	0	1	0	SCUE	CH04E	4	3	2	1	1	0	2	1	0	_	
	0	х	Х	Х	Х	Х	0	Х	х	Х	Х	()	X	Χ		her th 011b		Х	Input port (1)
	1	х	Х	Х	Х	Х	0	Х	х	Х	Х	()	X	Χ		her th 011b		Х	Output port (2)
	0	0	0	0	0	0	0	Х	Х	Х	Х	()	X	Χ		her th 011b		Х	A/D converter input (AN0) (1)
Setting	Х	Х	Х	Х	Х	Х	1	1	0	0	1	()	0	Χ	Х	Χ	Х	CH4 input
Value	Х	Х	Х	Х	Х	Х	1	1	C			th DOI		1	Х	Х	X	Х	CH4 forced "H" output (2)
	0	х	Х	х	Х	Х	0	Х	х	X	×	()	X	X	0	1	1	Refer to Table 7.52 TRCIOC Pin Setting	TRCIOC input (1)
	Х	х	X	х	Х	Х	0	Х	х	X	×	()	X	X	0	1	1	Refer to Table 7.52 TRCIOC Pin Setting	TRCIOC output (2)

X: 0 or 1 Notes:

2. Output drive capacity high by setting the DRR01 bit in the DRR0 register to 1.

^{1.} Pulled up by setting the PU01 bit in the PUR0 register to 1.

^{1.} Pulled up by setting the PU01 bit in the PUR0 register to 1.

Port P1_0/KI0/AN8/TRCIOD **Table 7.13**

Register	PD1	KIEN		Α	DINSE	EL		TF	RCPSI	₹1	Timer RC Setting	
Bit	PD1 0	KIOEN		СН		ADG	SEL	TR	CIODS	SEL		Function
Dit	FD1_0	KIULIN	2	1	0	1	0	2	1	0	_	
	0	Х	Χ	Χ	Χ	Х	Χ	Othe	r than	001b	X	Input port (1)
	1	Х	Χ	Х	Х	Х	Х	Othe	r than	001b	X	Output port (2)
	0	1	Х	Х	Х	Х	Х	Othe	r than	001b	X	KIO input (1)
Setting Value	0	0	0	0	0	0	1	Othe	r than	001b	X	A/D converter input (AN8) (1)
value	0	Х	Χ	Х	Χ	Х	Χ	0	0	1	Refer to Table 7.53 TRCIOD Pin Setting	TRCIOD input (1)
	Х	Х	Х	Х	Х	Х	Х	0	0	1	Refer to Table 7.53 TRCIOD Pin Setting	TRCIOD output (2)

X: 0 or 1 Notes:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

2. Output drive capacity high by setting the P1DRR0 bit in the P1DRR register to 1.

Port P1_1/KI1/AN9/TRCIOA/TRCTRG **Table 7.14**

Register	PD1	KIEN		Α	DINSE	L		TF	RCPSI	₹0	Timer RC Setting	
Bit	PD1 1	KI1EN		СН		ADG	SEL	TR	CIOAS	SEL		Function
Dit	רטו_ו	KIILIN	2	1	0	1	0	2	1	0	_	
	0	X	Χ	Χ	Χ	Χ	Х	Othe	r than	001b	X	Input port (1)
	1	Х	Χ	Х	Х	Х	Х	Othe	r than	001b	X	Output port (2)
	0	1	Х	Х	Х	Х	Х	Othe	r than	001b	X	KI1 input (1)
Setting Value	0	0	0	0	1	0	1	Othe	r than	001b	X	A/D converter input (AN9) (1)
value	0	Х	Х	Х	Х	Х	Х	0	0	1	Refer to Table 7.50 TRCIOA Pin Setting	TRCIOA input (1)
	Х	Х	Х	Х	Χ	Х	Х	0	0	1	Refer to Table 7.50 TRCIOA Pin Setting	TRCIOA output (2)

X: 0 or 1 Notes:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

2. Output drive capacity high by setting the P1DRR1 bit in the P1DRR register to 1.

Table 7.15 Port P1_2/KI2/AN10/TRCIOB

Register	PD1	KIEN		Α	DINSE	EL		TF	RCPSI	₹0	Timer RC Setting	
Bit	PD1 2	KI2EN		СН		ADG	SEL	TR	CIOBS	SEL		Function
DIL	PD1_2	NIZEIN	2	1	0	1	0	2	1	0	_	
	0	Х	Χ	Χ	Х	Х	Х	Othe	r than	001b	X	Input port (1)
	1	Х	Χ	Х	Х	Х	Х	Othe	r than	001b	X	Output port (2)
	0	1	Χ	Х	Х	Х	Х	Othe	r than	001b	X	KI2 input (1)
Setting Value	0	0	0	1	0	0	1	Othe	r than	001b	X	A/D converter input (AN10) (1)
value	0	Х	Х	Х	Х	Х	Х	0	0	1	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB input (1)
	Х	Х	Х	Х	Х	Х	Х	0	0	1	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB output (2)

X: 0 or 1

Notes:

1. Pulled up by setting the PU02 bit in the PUR0 register to 1.

2. Output drive capacity high by setting the P1DRR2 bit in the P1DRR register to 1.

Table 7.16 Port P1_3/KI3/AN11/TRBO/TRCIOC

Register	PD1	KIEN		-	ADI	NSEL		TRBRCSR	TR	CPS	R1	Timer RB Setting	Timer RC Setting	
Bit	PD1 3	KI3EN		СН		ADG	SEL	TRBOSEL0	TRO	CIOC	SEL			Function
Dit	FD1_3	KISLIN	2	1	0	1	0	INDOSELU	2	1	0		_	
								1	Ot	her th	an	X		Input port (1)
	0	Х	Х	Х	Х	Χ	Х	X		001b		Other than TRBO	X	
								^				usage conditions		
								1	Ot	her th	an	X		Output port (2)
	1	Х	Х	Х	Х	Х	Х	X		001b	-	Other than TRBO	X	
												usage conditions		
								1	Ot	her th	an	X		KI3 input (1)
	0	1	Х	Х	Х	Х	Х	X		001b		Other than TRBO	X	
												usage conditions		
Setting Value				١.				1	Ot	her th	an	X	, ,	A/D converter input
value	0	0	0	1	1	0	1	X		001b		Other than TRBO	X	(AN11) ⁽¹⁾
												usage conditions		
	X	Х	Х	Х	Х	Χ	Χ	0	Х	Х	Χ	Refer to Table 7.49 TRBO Pin Setting	X	TRBO output (2)
								1				X		TDCICC :+ (1)
	0	x	Х	Х	x	X	Х	<u>'</u>	0	0	1		Refer to Table 7.52	TRCIOC input (1)
	0	_ ^	^	^	^	^	^	X	0	U	'	Other than TRBO usage conditions	TRCIOC Pin Setting	
								1				X		TRCIOC output (2)
	X	X	Х	Х	х	Х	Х		0	0	1	Other than TRBO	Refer to Table 7.52	
		^	^	^	^	^	^	Х	J	3	'	usage conditions	TRCIOC Pin Setting	

X: 0 or 1 Notes:

Pulled up by setting the PU02 bit in the PUR0 register to 1.

2. Output drive capacity high by setting the P1DRR3 bit in the P1DRR register to 1.

Table 7.17 Port P1_4/TXD0/TRCCLK

Register	PD1	U0SR		U0MR		TRBF	RCSR	Т	RCCR	:1	
Bit	PD1_4	TXD0SEL0		SMD		TRCC	LKSEL		TCK		Function
Dit	FD1_4	TADUSELU	2	1	0	1	0	2	1	0	
	0	0	Χ	Х	Χ	Х	Х	Х	Х	Х	Input port (1)
	1	0	Χ	Х	Χ	Х	Х	Х	Х	Х	Output port (2)
Setting			0		1						TXD0 output (2, 3, 4)
Value	X	1		0	0	X	X	X	X	х	
1 4.14.0	^	'	1		1	^	^	^	^	_ ^	
				1	0						
	0	0	Χ	Х	Χ	0	1	1	0	1	TRCCLK input (1)

X: 0 or 1

Notes:

1. Pulled up by setting the PU03 bit in the PUR0 register to 1.

2. Output drive capacity high by setting the P1DRR4 bit in the P1DRR register to 1.

3. N-channel open-drain output by setting the NCH bit in the U0C0 register to 1.

4. N-channel open-drain output by setting the U0LVM bit in the LVMR register to 1, regardless of the setting value of the NCH bit in the U0C0 register.

Table 7.18 Port P1_5/RXD0/INT1/TRAIO

Register	PD1	U0SR	-	TRASE	₹	TRAIOC	Т	RAM	R	I	NTSI	₹	INTEN	
Bit	PD1 5	RXD0SEL0	TF	RAIOS	EL	TOPCR TMO		IOM)	IN	IT1SI	ΕL	INT1EN	Function
Dit	בםן	KADUSELU	2	1	0	TOPON	2	1	0	2	1	0	INTILIN	
	0	Х	Othe	r than	010b	Х	Χ	Χ	Χ	Χ	Χ	Χ	Х	Input port (1)
	1	Х	Othe	r than	010b	Х	Х	Х	Χ	Х	Х	Х	Х	Output port (2)
	0	1	Othe	r than	010b	Х	Χ	Х	Χ	Χ	Х	Χ	Х	RXD0 input (1, 3)
Setting Value	0	Х	0	1	0	0	-	ner th		Х	Х	Х	Х	TRAIO input (1)
value	0	Х	Othe	r than	010b	Х	Х	Х	Х	0	0	1	1	INT1 input (1, 4)
	0	Х	0	1	0	0	-	ner th		0	0	1	1	TRAIO/INT1 input (1)
	X	Х	0	1	0	0	0	0	1	Χ	Χ	Χ	Х	TRAIO pulse output (2)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P1DRR5 bit in the P1DRR register to 1.
- 3. CMOS input by setting the U0LVM bit in the LVMR register to 1.
- 4. CMOS input by setting the I1LVM bit in the LVMR register to 1.

Table 7.19 Port P1_6/CLK0/INT2

Register	PD1	INTSR		INTEN	U0SR			U0M	R	
Bit	PD1 6	INT2SEL		INT2EN	CLK0SEL0		SMD)	CKDIR	Function
DIL	FD1_0	1	0	INIZLIN	CLNOSLLO	2	1	0	CKDIK	
	0	Other th	han 11b	Х	0	Х	Х	Х	Χ	Input port (1)
0	1	Other th	Other than 11b		0	Χ	Χ	Χ	Х	Output port (2)
Setting Value	0	1	1	1	0	Х	Х	Х	Χ	INT1 input (1, 3)
	0	Other than 11b		Х	1	Χ	Χ	Χ	1	CLK0 (external clock) input (1, 4)
	Х	X X		Х	1	0	0	1	0	CLK0 (internal clock) output (2, 5)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P1DRR6 bit in the P1DRR register to 1.
- 3. CMOS input by setting the I2LVM bit in the LVMR register to 1.
- 4. CMOS input by setting the U0LVM bit in the LVMR register to 1.
- 5. N-channel open-drain output by setting the U0LVM bit in the LVMR register to 1.

Table 7.20 Port P1 7/INT1/TRAIO

Register	PD1	-	TRASF	₹	TRAIOC	7	TRAMR			INTSR		INTEN	
Bit	PD1_7	TF	TRAIOSEL		TOPCR		TMOD)	11	NT1SE	L	INT1EN	Function
ы	רטו_ו	2	1	0	TOPOR	2	1	0	2	1	0	IINTILIN	
	0	Othe	r than	001b	Х	Χ	Х	Х	Χ	Х	Х	Х	Input port (1)
	1	Othe	r than	001b	Х	Χ	Х	Х	Х	Х	Х	Х	Output port (2)
Setting	0	0	0	1	0		ther tha		Х	Х	Х	Х	TRAIO input (1)
Value	0	Othe	r than	001b	Х	Х	Х	Х	0	0	0	1	INT1 input (1, 3)
	0	0	0	1	0	0 Other than 000b, 001b			0	0	0	1	TRAIO/INT1 input (1, 3)
	Χ	0	0	1	0	0	0	1	Х	Χ	Χ	Х	TRAIO pulse output (2)

X: 0 or 1

- 1. Pulled up by setting the PU03 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P1DRR7 bit in the P1DRR register to 1.
- 3. CMOS input by setting the I1LVM bit in the LVMR register to 1.

Table 7.21 Port P2_0/INT1/TRCIOB

Register	PD2		INTSR		INTEN	TF	RCPSF	R0	Timer RC Setting	
Bit	PD2_0	11	NT1SE	L	INT1EN	TR	CIOBS	SEL		Function
ы	FD2_0	2	1	0	IINTILIN	2	1	0		
	0	Χ	Х	Х	Х	Othe	r than	101b	X	Input port (1)
	1	Χ	Х	Х	Х	Othe	r than	101b	X	Output port (2)
Setting	0	0	1	0	1	Othe	r than	101b	X	INT1 input (1, 3)
Value	0	Х	Х	Х	Х	1	0	1	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB input (1)
	Х	Х	Х	Х	Х	1	0	1	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB output (2)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR0 bit in the P2DRR register to 1.
- 3. CMOS input by setting the I1LVM bit in the LVMR register to 1.

Table 7.22 Port P2_1/TRCIOC

Register	PD2	Т	RCPSR	.1	Timer RC Setting	
Bit	PD2_1	TF	TRCIOCSEL			Function
Dit	FDZ_I	2	1	0	_	
	0	Othe	er than 1	100b	X	Input port (1)
Setting	1	Othe	er than 1	100b	X	Output port (2)
Value	0	1	0	0	Refer to Table 7.52 TRCIOC Pin Setting	TRCIOC input (1)
	Х	1	0	0	Refer to Table 7.52 TRCIOC Pin Setting	TRCIOC output (2)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR1 bit in the P2DRR register to 1.

Table 7.23 Port P2_2/SCS_1/TRCIOD

Register	PD2	SS1	MR2	TF	RCPSF	₹1	Timer RC Setting	
Bit	PD2_2	CS	SS	TR	CIODS	SEL		Function
Dit	FD2_2	1	0	2	1	0		
	0	0	0	Othe	r than	100b	X	Input port (1)
	1	0	0	Othe	r than	100b	X	Output port (2)
	Х	0	1	Х	Х	Х	X	SCS_1 input (1, 3)
Setting	Х	1	0	Х	Х	Х	Х	SCS_1 output (2, 4, 5)
Value	^	1	1	^	^	^	^	_ ,
	0	0	0	1	0	0	Refer to Table 7.53 TRCIOD Pin Setting	TRCIOD input (1)
	Х	0	0	1	0	0	Refer to Table 7.53 TRCIOD Pin Setting	TRCIOD output (2)

X: 0 or 1

- 1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR2 bit in the P2DRR register to 1.
- 3. CMOS input by setting the SSUIIC1LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the CSOS bit in the SS1MR2 register to 1 (N-channel open-drain output).
- N-channel open-drain output by setting the SSUIIC1LVM bit in the LVMR1 register to 1, regardless of the setting value of the CSOS bit in SS1MR2 register.

Table 7.24 Port P2_3/SSI_1

Register	PD2	SSUIICSR	SSI (refer to Table 24.4 / Communication M	Association between	Function
Bit	PD2_3	IIC1SEL	SSI_1 output control	SSU_1 input control	
	0	Х	0	0	Input port (1)
Setting	1	Х	0	0	Output port (2)
Value	Х	0	0	1	SSI_1 input (1, 3)
	Х	0	1	0	SSI_1 output (2, 4, 5)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU04 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR3 bit in the P2DRR register to 1.
- 3. CMOS input by setting the SSUIIC1LVM bit in the LVMR register to 1.
- 4. N-channel open-drain output by setting the SOOS bit in the SS1MR2 register to 1 (N-channel open-drain output) and the BIDE bit to 0 (standard mode).
- N-channel open-drain output by setting the SSUIIC1LVM bit in the LVMR1 register to 1, regardless of the setting value of the SOOS bit in SS1MR2 register.

Table 7.25 Port P2_4/SCL_1/SSCK_1

Register	PD2	SSUIICSR	IC1CR1	SSI (refer to Table 24.4 A Communication Mo	Association between	Function
Bit	PD2_4	IIC1SEL	ICE	SSCK_1 output control	SSCK_1 input control	
	0	0	Χ	0	0	Input port (1)
	U	1	0	X	X	
	1	0	Х	0	0	Output port (2)
Setting Value	ı	1	0	X	X	
value	Х	1	1	X	Х	SCL_1 input/output (2, 3)
	Х	0	Х	0	1	SSCK_1 input (1, 3)
	Х	0	Х	1	0	SSCK_1 output (2, 4, 5)

X: 0 or 1

- 1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR4 bit in the P2DRR register to 1.
- 3. CMOS input by setting the SSUIIC1LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the SCKOS bit in the SS1MR2 register to 1 (N-channel open-drain output).
- N-channel open-drain output by setting the SSUIIC1LVM bit in the LVMR1 register to 1, regardless of the setting value of the SCKOS bit in SS1MR2 register.

Table 7.26 Port P2_5/SDA_1/SSO_1

Register	PD2	SSUIICSR	IC1CR1	SSU (refer to Table 24.4 A Communication Mo	- Association between	Function
Bit	PD2_5	IIC1SEL	ICE	SSO_1 output control	SSO_1 input control	
	0	1	0	X	X	Input port (1)
	U	0	Χ	0	0	
	1	1	0	X	X	Output port (2)
Setting Value	ı	0	Χ	0	0	
value	Х	1	1	Х	X	SDA_1 input/output (2, 3)
	Х	0	Χ	0	1	SSO_1 input ^(1, 3)
	Х	0	Χ	1	0	SSO_1 output (2, 4, 5)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR5 bit in the P2DRR register to 1.
- 3. CMOS input by setting the SSUIIC1LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the SOOS bit in the SS1MR2 register to 1 (N-channel open-drain output).
- 5. N-channel open-drain output by setting the SSUIIC1LVM bit in the LVMR1 register to 1, regardless of the setting value of the SOOS bit in SS1MR2 register.

Table 7.27 Port P2_6

Register	PD2	Function
Bit	PD2_6	i diletion
Setting	0	Input port (1)
Value	1	Output port (2)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU05 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the P2DRR6 bit in the P2DRR register to 1.

Port P2 7/SCS 2 **Table 7.28**

Register	PD2	SS2I	MR2)	
Bit	PD2 7	C	SS	Function
DIL	FDZ_I	1	0	
	0	0	0	Input port (1)
0 - 11'	1	0	0	Output port (2)
Setting Value	Х	0	1	SCS_2 input (1, 3)
	Х	1	0	SCS_2 output (2, 4, 5)
	^	1	1	

X: 0 or 1

- 1. Pulled up by setting the PU06 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR06 bit in the DRR0 register to 1.
- 3. CMOS input by setting the SSUIIC1LVM bit in the LVMR1 register to 1.
- N-channel open-drain output by setting the CSOS bit in the SS2MR2 register to 1 (N-channel open-drain output).
 N-channel open-drain output by setting the SSUIIC2LVM bit in the LVMR1 register to 1, regardless of the setting value of the CSOS bit in SS2MR2 register.

Table 7.29 Port P3_0/INT3/TRAO

Register	PD3	INT	SR	INTEN	TRA	TRASR		
Bit	PD3 0	INT3	SEL	INT3EN	TRAC	TRAOSEL		Function
Dit	FD3_0	1	0	INTOLIN	1	0	TOENA	
	0	Х	Х	X	Other th	nan 01b	Х	Input port (1)
Setting	1	Х	Х	Х	Other th	nan 01b	Х	Output port (2)
Value	0	1	1	1	Other th	nan 01b	Х	ĪNT3 input (1, 3)
	Х	Х	Х	Х	0	0 1		TRAO output (2)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU06 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR06 bit in the DRR0 register to 1.
- 3. CMOS input by setting the I3LVM bit in the LVMR register to 1.

Table 7.30 Port P3_1/TRBO

Register	PD3	TRBRCSR	Timer RB Setting	Function
Bit	PD3_1	TRBOSEL0	1	T diletion
Cotting	0	0	X	Input port (1)
Setting Value	1	0	X	Output port (2)
Value	X	1	Refer to Table 7.49 TRBO Pin Setting	TRBO output (2)

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU06 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR06 bit in the DRR0 register to 1.

Table 7.31 Port P3_3/INT3/TRCCLK/SCS_0/CTS2/RTS2

Register	PD3	SS0	MR2	INT	SR	INTEN	TRBF	RCSR	TF	CCI	₹1	U2SR1		U2MR		U2	:C0	
Bit	PD3 3	CS	SS	INT	SEL	INT3EN	TRCC	LKSEL		TCK		CTS2SEL0		SMD		CRS	CRD	Function
DIL	L D3_3	1	0	1	0	INTOLIN	1	0	2	1	0	CIOZOLLO	2	1	0	5	CIND	
	0	0	0	Х	Х	Х	Х	Х	Χ	Χ	Χ	0	Х	Х	Χ	Х	Х	Input port (1)
	1	0	0	Χ	Х	X	Х	Х	Χ	Χ	Χ	0	Х	Х	X	Χ	Х	Output port (2)
	0	0	0	0	0	1	Х	Х	Χ	Χ	Х	0	Χ	Х	Χ	Х	Х	INT3 input (1)
	0	0	0	Χ	Х	X	1	0	1	0	1	0	Х	Х	Х	Х	Х	TRCCLK input (1)
Setting Value	X	0	1	Χ	Х	X	Х	Х	Х	Χ	Х	Х	Х	Х	Χ	Х	Х	SCS_0 input (1, 3)
74.40	Х	1	0	Х	Х	X	Х	Х	Х	Х	Х	Х		Х		Х	Х	SCS_0
	<	1	1	^	^	^	^	^	^	^	<	^		^		^	^	output (2, 4, 5)
	0	0	0	Х	Х	Х	Х	Х	Х	Χ	Χ	1	Othe	r than	000b	0	0	CTS2 input (1, 6)
	Χ	0	0	Х	Х	X	Х	Х	Х	Χ	Χ	1	Othe	r than	000b	1	0	RTS2 output (2, 7)

X: 0 or 1

- 1. Pulled up by setting the PU06 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR06 bit in the DRR0 register to 1.
- 3. CMOS input by setting the SSUIIC0LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the CSOS bit in the SS0MR2 register to 1 (N-channel open-drain output).
- N-channel open-drain output by setting the SSUIIC0LVM bit in the LVMR1 register to 1, regardless of the setting value of the CSOS bit in SS0MR2 register.
- 6. CMOS input by setting the U2LVM bit in the LVMR register to 1.
- 7. N-channel open-drain output by setting the U2LVM bit in the LVMR register to 1.

Table 7.32 Port P3_4/TRCIOC/SSI_0/RXD2/TXD2

Register	PD3	SSUIICSR	SSI (refer to T Associatio Commu Modes and	n between nication	TF	RCPS	R1		U2SR0		U2MR			Timer RC Setting	Function		
D:t	DD0 4	HOODEL	SSI_0	SSI_0	TRO	CIOC	SEL	RXD:	2SEL	TX	D2S	EL		SME)		
Bit	PD3_4	IIC0SEL	output control	input control	2	1	0	1	0	2	1	0	2	1	0	ı	
	0	Х	0	0		her th 010b		Other			ner th 010b		Х	Х	Х	Х	Input port (1)
	1	Х	0	0		her th 010b		Other			ner th 010b		Х	X	Х	Х	Output port (2)
	0	X	0	0	0	1	0	Other			ner th 010b		Х	X	Х	Refer to Table 7.52 TRCIOC Pin Setting	TRCIOC input (1)
Setting Value	X	Х	0	0	0	1	0	Other			ner th 010b		Х	X	Х	Refer to Table 7.52 TRCIOC Pin Setting	TRCIOC output (2)
value	Х	0	0	1	Χ	Χ	Х	Х	Х	Х	Χ	Χ	Х	Χ	Х		SSI_0 input (1, 3)
	Х	0	1	0	Χ	Χ	Х	Х	Х	Х	Χ	Χ	Χ	Χ	Х		SSI_0 output (2, 4, 5)
	0	Х	0	0		her th 010b		0	1		ner th 010b		Х	Χ	Х	Х	RXD2 input (1, 6)
													0		1		TXD2 output (2, 7, 8)
	X	Х	0	0	Х	Х	х	x	Х	0	1	0		0	_	X	
													1		1	-	
														1	0		

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU07 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR07 bit in the DRR0 register to 1.
- 3. CMOS input by setting the SSUIIC0LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the SOOS bit or BIDE bit in the SS0MR2 register to 1 (N-channel open-drain output) and the BIDE bit to 0 (standard mode).
- 5. N-channel open-drain output by setting the SSUIIC0LVM bit in the LVMR1 register to 1, regardless of the setting value of the SOOS bit or BIDE bit in SS0MR2 register.
- 6. CMOS input by setting the U2LVM bit in the LVMR register to 1.
- 7. N-channel open-drain output by setting the NCH bit in the U2C0 register to 1.
- 8. N-channel open-drain output by setting the U2LVM bit in the LVMR register to 1, regardless of the setting value of the NCH bit in the U2C0 register.

Table 7.33 Port P3_5/TRCIOD/SCL_0/SSCK_0/CLK2

Register	PD3	SSUIICSR	IC0CR1	(refer to T Assoc betw Commu	U_0 Fable 24.4 Ciation veen nication d I/O Pins)	TF	RCPS	R1	U2S	SR1		ı	J2N	⁄IR	Timer RC Setting	Function
Bit	PD3_5	IIC0SEL	ICE	SSCK_0 output control	SSCK_0 input control	TRO 2	OIOD 1	SEL 0	CLK2	2SEL 0	2	3ME	0	CKDIR	_	
		0	Х	0	0	Ot	her th	nan	Otl	her	х	V	Х	Х	Х	Input port (1)
	0	1	0	Х	Х		010b)	than	01b	Х	Х	Х	X	X	
	1	0	Х	0	0		her th			her	Х	Х	Х	Х	Х	Output port (2)
	'	1	0	Х	Х		010b)	than	01b	^	^	^	^	^	
	х	1	1	Х	Х	х	х	х	Х	Х	х	Х	Х	Х	X	SCL_0 input/ output (2, 3)
	Х	0	Х	0	1	Χ	Χ	Χ	Х	Х	Х	Χ	Χ	Х	X	SSCK_0 input (1, 3)
	Х	0	Х	1	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	×	SSCK_0 output (2, 4, 5)
Setting		0	Х	0	0										Refer to	TRCIOD input (1)
Value	0	1	0	Х	Х	0	1	0	Otl than		Х	Х	Х	Х	Table 7.53 TRCIOD Pin Setting	
		0	Х	0	0										Refer to	TRCIOD output (2)
	Х	1	0	Х	Х	0	1	0	Otl than		Х	Х	Х	Х	Table 7.53 TRCIOD Pin Setting	
	0	0	Х	0	0	Х	Х	Х	0	1	Х	Х	Х	1	Х	CLK2 input (2, 6)
	U	1	0	Х	Х	^	^	^	Ŭ	'	^	^	^	'	^	
	X	0	Х	0	0	Х	Х	Х	0	1	0	0	1 0	0	Х	CLK2 output (2, 7)
		1	0	X	X						Ĭ	Ū	İ	_		

X: 0 or 1

- 1. Pulled up by setting the PU07 bit in the PUR0 register to 1.
- Output drive capacity high by setting the DRR07 bit in the DRR0 register to 1.
- 3. CMOS input by setting the SSUIIC0LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the SCKOS bit in the SS0MR2 register to 1 (N-channel open-drain output).
- N-channel open-drain output by setting the SSUIIC0LVM bit in the LVMR1 register to 1, regardless of the setting value of the SCKOS bit in the SS0MR2 register.
- 6. CMOS input by setting the U2LVM bit in the LVMR register to 1.
- 7. N-channel open-drain output by setting the U2LVM bit in the LVMR register to 1.

Table 7.34 Port P3_7/TRAO/SSO_0/RXD2/TXD2/SDA_0

Register	PD3	SSUIICSR	IC0CR1	(refer to T Associatio Commu			U2	SR0			ι	J2MF	₹	TRA	ASR	TRAIOC	Function
Bit	PD3_7	IIC0SEL	ICE	SSO_0 output control	SSO_0 input control	RXD:	2SEL 0	TX 2	D2S 1	EL 0	2	SMD 1	0	TRAC	OSEL 0	TOENA	
	0	1	0	Х	X	Other			ner th		Х	Х	Х	Oth	ner tha	an 001b	Input port (1)
		0	X	0	0												(8)
	1	1	0	Х	Х	Othe			ner th		Х	Х	Х	Oth	ner tha	an 001b	Output port (2)
		0	X	0	0	10)b	001b									
	Х	1	1	Х	X	Х	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Χ	X	SDA_0 input/output (2)
	Х	0	Χ	0	1	Х	Χ	Χ	Χ	Х	Х	Χ	Χ	Χ	Χ	X	SSO_0 input (1, 3)
Setting	Χ	0	Х	1	0	Х	Х	Χ	Χ	Х	Χ	Χ	Х	Х	Х	Х	SSO_0 output (2, 4, 5)
Value	0	1	0	Х	Х	1	0	Oth	ner th	nan	Х	Х	Х	O41		an 001b	RXD2 input (1, 6)
valuo	U	0	Х	0	0	1	U	(001b)	X	Χ	X	Otr	ier tha	an oo ib	
	V	1	0	Х	Х	V			0		0	0	1	X	V	х	TXD2 output (2, 7, 8)
	Х	0	х	0	0	Х	Х	0	0	1	1	1	1	X	Х	, X	
	Х	1	0	Х	X	Other	than	Oth	ner th	nan		V			_	1	TRAO output (2)
	٨	0	Χ	0	0	10)b	(001b)		XX		U	0	I	

X: 0 or 1

- 1. Pulled up by setting the PU07 bit in the PUR0 register to 1.
- 2. Output drive capacity high by setting the DRR07 bit in the DRR0 register to 1.
- 3. CMOS input by setting the SSUIIC0LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the SOOS bit in the SS0MR2 register to 1 (N-channel open-drain output).
- 5. N-channel open-drain output by setting the SSUIIC0LVM bit in the LVMR1 register to 1, regardless of the setting value of the SS0MR2 bit in the SS0MR2 register.
- 6. CMOS input by setting the U2LVM bit in the LVMR register to 1.
- 7. N-channel open-drain output by setting the NCH bit in the U2C0 register to 1.
- 8. N-channel open-drain output by setting the U2LVM bit in the LVMR register to 1, regardless of the setting value of the NCH bit in the U2C0 register.

Table 7.35 Port P4_2/VREF

Register	ADCON1	Function
Bit	ADSTBY	runction
Setting	0	Input port
Value	Other than 000b	Input port/VREF input

Table 7.36 Port P4_3/XCIN

Register	PD4	PINSR	CI	MO	CI	V11	Circuit spe	cifications	
Bit	PD4_3	XCSEL	CM03	CM04	CM10	CM12	Oscillation buffer	Feedback resistor	Function
	0	0	Х	X 0	Х	Х	OFF	OFF	Input port (1)
	1	0	Х	X 0	Х	Х	OFF	OFF	Output port (2)
Setting			0			0	ON	ON	XCIN-XCOUT oscillation (on-chip feedback resistor enabled) (3)
Value	0	1	0	1	0	1	ON	OFF	XCIN-XCOUT oscillation (on-chip feedback resistor disabled) (3)
	0	'	1	'		0	OFF	ON	XCIN-XCOUT oscillation stop (on-chip feedback resistor enabled)
			'			1	OFF	OFF	XCIN-XCOUT oscillation stop (on-chip feedback resistor disabled)
	Х	Х	Х	Х	1	Х	OFF	OFF	XCIN-XCOUT oscillation stop (STOP mode)

Notes:

- 1. Pulled up by setting the PU10 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR10 bit in the DRR1 register to 1.
- 3. When the XCIN clock is used, set the PU10 bit in the PUR1 register to 0 (not pulled up).

Table 7.37 Port P4_4/XCOUT

Register	PD4	PINSR	CI	M0	CI	M1	Circuit spe	cifications	
Bit	PD4_4	XCSEL	CM03	CM04	CM10	CM12	Oscillation buffer	Feedback resistor	Function
	0	0	Х	X 0	Х	Х	OFF	OFF	Input port (1)
	1	0	Х	X 0	Х	Х	OFF	OFF	Output port (2)
Setting			0			0	ON	ON	XCIN-XCOUT oscillation (on-chip feedback resistor enabled) (3, 4)
Value	0	1	U	1	0	1	ON	OFF	XCIN-XCOUT oscillation (on-chip feedback resistor disabled) (3, 4)
	O	•	1	'	O	0	OFF	ON	XCIN-XCOUT oscillation stop (on-chip feedback resistor enabled)
			ı			1	OFF	OFF	XCIN-XCOUT oscillation stop (on-chip feedback resistor disabled)
	Χ	Χ	X	Χ	1	Χ	OFF	OFF	XCIN-XCOUT oscillation stop (STOP mode)

X: 0 or 1

- 1. Pulled up by setting the PU11 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR11 bit in the DRR1 register to 1.
- 3. Since the XCIN-XCOUT oscillation buffer operates with internal step-down power, the XCOUT output level cannot be used as the CMOS level signal directly.
- 4. When the XCIN clock is used, set the PU11 bit in the PUR1 register to 0 (not pulled up).

Table 7.38 Port P4_5/INT0/RXD2/ADTRG

Register	PD4	INTEN	U2S	SR0	ADN	1OD	
Bit	PD4 5	INT0EN	RXD	2SEL	ADO	CAP	Function
DIL	F D4_3	INTOLIN	1	0	1	0	
	0	Х	Other tl	nan 11b	Χ	Χ	Input port (1)
	1	Х	Other to	nan 11b	Χ	Х	Output port (2)
Setting Value	0	1	Other tl	nan 11b	Х	Х	INTO input (1, 3)
Value	0	Х	1	1	Χ	Χ	RXD2 input (1, 4)
	0	1	Other to	Other than 11b		1	ADTRG input (1)

X: 0 or 1

Notes:

- 1. Pulled up by setting the PU11 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR11 bit in the DRR1 register to 1.
- 3. CMOS input by setting the I0LVM bit in the LVMR register to 1.
- 4. CMOS input by setting the U2LVM bit in the LVMR register to 1.

Table 7.39 Port P4_6/XIN

Register	PD4	PINSR		CM0			CI	M 1		Circuit spe	cifications	
Bit	PD4_6	XCSEL	CM03	CM04	CM05	CM10	CM11	CM12	CM13	Oscillation buffer	Feedback resistor	Function
	0	0	Х	0 X	Х	0	Х	Х	0	OFF	OFF	Input port (1)
	1	0	Х	0 X	Х	0	Х	Х	0	OFF	OFF	Output port (2)
					0		0			ON	ON	XIN-XOUT oscillation (on-chip feedback resistor enabled)
Setting					0		1			ON	OFF	XIN-XOUT oscillation (on-chip feedback resistor disabled)
Value	x	Х	Х	Х	1	0	0	Х	1	OFF	ON	XIN-XOUT oscillation stop (on-chip feedback resistor enabled)
					ı		1			OFF	OFF	XIN-XOUT oscillation stop (on-chip feedback resistor disabled)
					Х	1	Х		Х	OFF	OFF	oscillation stop (STOP mode)

X: 0 or 1

- 1. Pulled up by setting the PU11 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR11 bit in the DRR1 register to 1.

7. I/O Ports R8C/3NT Group

Port 4_7/XOUT **Table 7.40**

Register	PD4	PINSR		CM0		CM1				Circuit spe	cifications	
Bit	PD4_7	XCSEL	CM03	CM04	CM05	CM10	CM11	CM12	CM13	Oscillation buffer	Feedback resistor	Function
	0	0	Х	0 X	Х	0	Х	Х	0	OFF	OFF	Input port (1)
	1	0	Х	0 X	Х	0	Х	Х	0	OFF	OFF	Output port (2)
					0		0			ON	ON	XIN-XOUT oscillation (on-chip feedback resistor enabled)
Setting					U		1			ON	OFF	XIN-XOUT oscillation (on-chip feedback resistor disabled)
Value	X	X	Х	Х	1	0	0	Х	1	OFF	ON	XIN-XOUT oscillation stop (on-chip feedback resistor enabled)
					'		1			OFF	OFF	XIN-XOUT oscillation stop (on-chip feedback resistor disabled)
					Х	1	Х		Х	OFF	OFF	Oscillation stop (STOP mode)

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU11 bit in the PUR1 register to 1.
- Output drive capacity high by setting the DRR11 bit in the DRR1 register to 1.
 Since the XCIN-XCOUT oscillation buffer operates with internal step-down power, the XCOUT output level cannot be used as the CMOS level signal directly.

Table 7.41 Port P6_0/INT2/TREO

Register	PD6	INT	SR	INTEN	TIMSR	TRECR1	
Bit	PD6 0	INT2	SEL	INT2EN	TREOSEL0	TOENA	Function
DIL	PD6_0	1	0	INIZEN	1	0	
	0	Х	Х	Х	Other th	nan 11b	Input port (1)
Setting	1	Х	Х	Х	Other th	nan 11b	Output port (2)
Value	0	1	0	1	Other th	nan 11b	INT2 input (1, 3)
	Х	Х	Х	Х	1	1	TREO output (2)

X: 0 or 1

1. Pulled up by setting the PU14 bit in the PUR1 register to 1.

- 2. Output drive capacity high by setting the DRR14 bit in the DRR1 register to 1.
- 3. CMOS input by setting the I2LVM bit in the LVMR register to 1.

Table 7.42 Port P6_1/SCS_3

Register	PD6	SS3	MR2	
Bit	PD6 1	CS	SS	Function
DIL	LD0_1	1	0	
	0	0	0	Input port (1)
0 - 11'	1	0	0	Output port (2)
Setting Value	Х	0	1	SCS_3 input (1, 3)
	Y	1	0	SCS_3 output (2, 4, 5)
	X	1	1	_ '

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU14 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR14 bit in the DRR1 register to 1.
- 3. CMOS input by setting the SSUIIC3LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the CSOS bit in the SS3MR2 register to 1 (N-channel open-drain output).
- N-channel open-drain output by setting the SSUIIC3LVM bit in the LVMR1 register to 1, regardless of the setting value of the CSOS bit in the SS3MR2 register.

Table 7.43 Port P6_2/SSI_3/CLK1

Register	PD6	SSUIICSR		on Modes and	U1	SR		U1MR	:	CKDIR	Function
Bit	PD6_2	IIC3SEL	SSO_3	SSO_3	CLK	1SEL		SMD			
Dit	1 00_2	HOSOLL	output control	input control	1	0	2	1	0		
	0	Х	0	0	Other t	han 10b	Χ	Х	Х	Х	Input port (1)
	1	Х	0	0	Other t	han 10b	Χ	Х	Х	Х	Output port (2)
	Х	0	0	1	Х	Х	Χ	Х	Х	Х	SSI_3 input (1, 3)
Setting	Х	0	1	0	Х	Х	Χ	Х	Х	Х	SSI_3 output (2, 4, 5)
Value	0	Х	0	0	1	0	Х	Х	Х	1	CLK1 (external clock) input ^(1, 6)
	Х	Х	0	0	1	0	0	0	1	0	CLK1 (internal clock) output (2, 7)

X: 0 or 1 Notes:

1. Pulled up by setting the PU14 bit in the PUR1 register to 1.

- 2. Output drive capacity high by setting the DRR14 bit in the DRR1 register to 1.
- 3. CMOS input by setting the SSUIIC3LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the SOOS bit in the SS3MR2 register to 1 (N-channel open-drain output) and the BIDE bit to 0 (standard mode).
- 5. N-channel open-drain output by setting the SSUIIC3LVM bit in the LVMR1 register to 1, regardless of the setting value of the SOOS bit in the SS3MR2 register.
- 6. CMOS input by setting the U1LVM bit in the LVMR register to 1.
- 7. N-channel open-drain output by setting the U1LVM bit in the LVMR register to 1.

Table 7.44 Port P6_3/SCL_3/SSCK_3/TXD1

Register	PD6	SSUIICSR	IC3CR1	(refer to T Associatio	ation Modes	U1	SR		U1MF	₹	Function
Bit	PD6_3	IIC3SEL	ICE	SSCK_3 output control	SSCK_3 input control	TXD 1	1SEL 0	2	SMD 1	0	
		0	Х	0	0	0111	401	· · ·	· ·	Х	Input port (1)
	0	1	0	Х	X	Otner ti	nan 10b	X	Х	X	
	1	0	Х	0	0	Other t	nan 10b	Х	Х	Х	Output port (2)
	'	1	0	Х	Х	Other ti	iaii iob		^	^	
	Х	1	1	X	Х	х	Х	Χ	Х	Х	SCL_3 input/ output (2, 3)
	Х	0	Х	0	1	Х	Х	Χ	Х	Х	SSCK_3 input (1, 3)
Setting	Х	0	Х	1	0	Х	Х	Χ	Х	Х	SSCK_3 output (2, 4, 5)
Value		0	Х	0	0			0		1	TXD1 output (2, 6, 7)
		1	0	X	X			0		'	
		0	Х	0	0				0	0	
	X	1	0	Х	X	1	0				
		0	Х	0	0			1		1	
		1	0	X	X			•			
		0	Х	0	0				1	0	
		1	0	X	X				·	J	

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU14 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR14 bit in the DRR1 register to 1.
- 3. CMOS input by setting the SSUIIC3LVM bit in the LVMR1 register to 1.
- 4. N-channel open-drain output by setting the SCKOS bit in the SS3MR2 register to 1 (N-channel open-drain output).
- 5. N-channel open-drain output by setting the SSUIIC3LVMbit in the LVMR1 register to 1, regardless of the setting value of the SCKOS bit in the SS3MR2 register.
- 6. N-channel open-drain output by setting the NCH bit in the U1C0 register to 1.
- 7. N-channel open-drain output by setting the U1LVM bit in the LVMR register to 1, regardless of the setting value of the NCH bit in the U1C0 register.

Table 7.45 Port P6_4/SDA_3/SSO_3/RXD1

Register	PD6	SSUIICSR	IC3CR	(refer to Table 2	J_3 4.4 Association unication Modes D Pins)	U1	SR	Function
Bit	PD6_4	IIC3SEL	ICE	SSO_3	SSO_3	RXD	1SEL	
Dit	1 00_4	HOSOLL		output control	input control	1	0	
	0	1	0	X	X	Χ	Х	Input port (1)
	U	0	X	0	0	Χ	Х	
	4	1	0	X	Х	Χ	Х	Output port (2)
	'	0	Х	0	0	Х	Х	
Setting	0	1	0	X	Х	1	0	RXD1 input (1, 3)
Value	U	0	Х	0	0	ı	U	
	Х	1	1	X	Х	Х	Х	SDA_3 input/output (2, 4)
	Х	0	Х	0	1	Х	Х	SSO_3 input (1, 4)
	Χ	0	Χ	1	0	Х	Х	SSO_3 output (2, 5, 6)

X: 0 or 1 Notes:

- Pulled up by setting the PU15 bit in the PUR1 register to 1.
 Output drive capacity high by setting the DRR15 bit in the DRR1 register to 1.
- 3. CMOS input by setting the U1LVM bit in the LVMR register to 1.
- 4. CMOS input by setting the SSUIIC3LVM bit in the LVMR1 register to 1.
- 5. N-channel open-drain output by setting the SOOS bit in the SS3MR2 register to 1 (N-channel open-drain output).
- 6. N-channel open-drain output by setting the SSUIIC3LVM bit in the LVMR1 register to 1, regardless of the setting value of the SOOS bit in the SS3MR2 register.

Table 7.46 Port P6_5/INT4/SSI_2/CLK1/CLK2/TRCIOB

Register	PD6	INTEN1	SSUIICSR	(refer to 24 Associ bety Commu	veen nication and I/O	U2S	SR1			U2	2MR	U1	SR			U1	MR	TR	RCPS	R0	Timer RC Setting	Function
Bit	PD6_5	INT4EN	IIC2SEL	SSI_2 output control	SSI_2 input control	CLK2	2SEL 0	2	SMI 1	D 0	CKDIR	CLK ¹	1SEL 0	2	SMI 1	т	CKDIR	TRO 2	OIOB 1	SEL 0	_	
	0	Х	Х	0	0	Otl than		х	Х	X	X		her 11b	Х	X	Х	Х		ner tl 110b		Х	Input port (1)
	1	Х	Х	0	0	Otl than	ner 11b	Х	Х	Х	X		her 11b	Х	Χ	Х	Х		ner tl 110b		Х	Output port (2)
	0	1	Х	0	0	Otl than	ner 11b	х	Х	X	X	Otl than	her 11b	Х	X	Х	Х		ner tl 110b		Х	INT4 input (1, 3)
	Х	Х	0	0	1	Х	Χ	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	SSI_2 input (1, 4)
	Х	х	0	1	0	Х	Х	Х	х	Х	X	Х	Х	х	Х	х	Х	Х	Х	Х	х	SSI_2 output ^(2, 5, 6)
	0	Х	Х	0	0	1	1	Х	х	Х	1		her 11b	х	Х	х	Х	Х	Х	Х	х	CLK2 (external clock) input (1, 7)
Setting Value	Х	х	Х	0	0	1	1	0	0	1	0	Otl than	her 11b	х	х	х	Х	х	х	х	х	CLK2 (internal clock) output (2, 8)
	0	Х	Х	0	0	Х	Х	Х	X	Х	X	1	1	X	Χ	х	1	Х	Х	Х	Х	CLK1 (external clock) input (1, 9)
	Х	X	Х	0	0	Х	Х	х	х	X	X	1	1	0	0	1	0	х	x	x	Х	CLK1 (internal clock) output (2, 10)
	0	х	Х	0	0	Otl than		Х	х	Х	X	Otl than	her 11b	Х	Х	х	Х	1	1	0	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB input (1)
	Х	Х	Х	0	0	Otl than		х	X	X	X		her 11b	х	х	X	Х	1	1	0	Refer to Table 7.51 TRCIOB Pin Setting	TRCIOB output (1)

X: 0 or 1

- 1. Pulled up by setting the PU15 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR15 bit in the DRR1 register to 1.
- 3. CMOS input by setting the I4LVM bit in the LVMR1 register to 1.
- 4. CMOS input by setting the SSUIIC2LVM bit in the LVMR1 register to 1.
- 5. N-channel open-drain output by setting the SOOS bit in the SS2MR2 register to 1 (N-channel open-drain output) and the BIDE bit to 0 (standard mode).
- 6. N-channel open-drain output by setting the SSUIIC2LVM bit in the LVMR1 register to 1, regardless of the setting value of the SOOS bit in the SS2MR2 register.
- 7. CMOS input by setting the U2LVM bit in the LVMR register to 1.
- 8. N-channel open-drain output by setting the U2LVM bit in the LVMR register to 1.
- 9. CMOS input by setting the U1LVM bit in the LVMR register to 1.
- 10.N-channel open-drain output by setting the U1LVM bit in the LVMR register to 1.

Port P6_6/INT2/SCL_2/SSCK_2/TXD2/TRCIOC **Table 7.47**

Register	PD6	INTSR	INTEN	SSUIICSR	IC2CR1	(refer to Ta Associ betw Commu Modes and	able 24.4 iation reen nication	L	J2SF	10	ι	J2M	R	TR	CPS	R1	Timer RC Setting	Function		
Bit	PD6_6	INT2SEL0	INT2EN	IIC2SEL	ICE	SSCK_2 output control	SSCK_2 input control	1X 2	D2S	EL 0	2	SMI 1	0	TRO 2	1	SEL 0	_			
	0	Х	Х	0	Х	0	0		Othe		~	Х	Х	Oth	ner tl	nan	Х	Input port (1)		
	U	Α	^	1	0	Х	Х	tha	ın 10)1b	^	۸	^		101k)	Χ			
	1	Х	Х	0	Х	0	0	(Othe	r	Х	Х	Х	Oth	ner tl	nan	Х	Output port (2)		
	ı	^	^	1	0	Х	Х	tha	ın 10)1b	<	^	^		101b)	^			
	0	0	1	0	Χ	0	0	(Othe	r	Х	Х	Х		ner tl		Х	INT2 input (1, 3)		
	U	U	'	1	0	Х	Х	tha	ın 10)1b	<	^	^		101b)	^	•		
	Х	Х	X	1	1	Х	Х	Х	Х	Х	Х	х	Х	Х	Х	Х	×	SCL_2 input/ output (2, 4)		
	Х	Х	Х	0	Х	0	1	Х	Х	Х	Х	Χ	Х	Х	Х	Х	X	SCL_2 input (1, 4)		
	Х	Х	Х	0	Х	1	0	Х	х	Х	Х	х	Х	Х	Х	Х	Х	SSCK_2 output (2, 5, 6)		
Setting				0	Х	0	0				0		1					TXD output (2, 7, 8)		
Value				1	0	Х	Х				U		'							
				0	Х	0	0					0	0							
	X	X	Х	1	0	Х	Х	1	0	1		U	U	Х	X	x	X			
	^	^	^	0	Χ	0	0] '	0		1		1	^	^	^	^			
				1	0	X	Χ													
				0	Χ	0	0					1	0							
				1	0	Х	Χ					'	Ů							
		V	v	0	X	0	0	(Othe	r	х	_	x	1			Refer to Table	TRCIOC input (1)		
	0	Х	Х	1	0	Х	Х	tha	ın 10)1b	Х	Х	Х	1	0	1	7.52 TRCIOC Pin Setting			
				0	X	0	0		_ Othe	r	Х				_	<u> </u>	Refer to Table	TRCIOC output (2)		
	Х	Х	Х	1	0	Х	Х	than 101b		Other than 101b				Х	Х	1	0	1	7.52 TRCIOC Pin Setting	

X: 0 or 1 Notes:

- 1. Pulled up by setting the PU15 bit in the PUR1 register to 1.
- 2. Output drive capacity high by setting the DRR15 bit in the DRR1 register to 1.
- 3. CMOS input by setting the I2LVM bit in the LVMR register to 1.

- CMOS input by setting the SSUIIC2LVM bit in the LVMR1 register to 1.
 N-channel open-drain output by setting the SCKOS bit in the SS2MR2 register to 1 (N-channel open-drain output).
 N-channel open-drain output by setting the SSUIIC2LVM bit in the LVMR1 register to 1, regardless of the setting value of the SCKOS bit in the
- 7. N-channel open-drain output by setting the NCH bit in the U2C0 register to 1.
- 8. N-channel open-drain output by setting the U2LVM bit in the LVMR register to 1, regardless of the setting value of the NCH bit in the U2C0 register.

Port P6_7/INT3/SDA_2/SSO_2/TRCIOD **Table 7.48**

Register	PD6	INT	SR	INTEN	SSUIICSR	IC2CR1		nication	TR	CPS	R1	Timer RC Setting	Function
Bit	PD6_7	INT2	SEL0 0	INT3EN	IIC2SEL	ICE	SSO_2 output control	SSO_2 input control	TRO 2	IOD 1	SEL 0	_	
	0	Х	х	Х	1	0 X	X 0	X 0	4	her th		Х	Input port (1)
	1	Х	Х	Х	1 0	0 X	X	X		her th		Х	Output port (2)
	0	1	0	1	1 0	0 X	X 0	X 0		her th		Х	INT3 input (1, 3)
Setting	Х	Х	Х	Х	1	1	Х	Х	Х	Χ	Х	Х	SDA_2 input/output (2, 4)
Value	Х	Х	Х	Х	0	Х	0	1	Χ	Χ	Х	Х	SSO_2 input (1, 4)
	Х	Х	Х	Х	0	Х	1	0	Χ	Χ	Χ	X	SSO_2 output (2, 5, 6)
	0	х	х	×	0	0 X	X 0	X 0	1	0	1	Refer to Table 7.53 TRCIOD Pin Setting	TRCIOD input (1)
	х	х	х	х	0	0 X	X 0	X 0	1	0	1	Refer to Table 7.53 TRCIOD Pin Setting	TRCIOD output (2)

X: 0 or 1 Notes:

- Pulled up by setting the PU15 bit in the PUR1 register to 1.
 Output drive capacity high by setting the DRR15 bit in the DRR1 register to 1.
 CMOS input by setting the I3LVM bit in the LVMR register to 1.
- 4. CMOS input by setting the SSUIIC2LVM bit in the LVMR1 register to 1.
- N-channel open-drain output by setting the SOOS bit in the SS2MR2 register to 1 (N-channel open-drain output).
 N-channel open-drain output by setting the SSUIIC2LVM bit in the LVMR1 register to 1, regardless of the setting value of the SOOS bit in the SS2MR2 register.

Table 7.49 TRBO Pin Setting

Register	TRBIOC	TRE	BMR	Function
Bit	TOCNT	TMOD1	TMOD0	runction
	0	0	1	Programmable waveform generation mode (pulse output)
Setting	1	0	1	Programmable waveform generation mode (programmable output)
Value	0	1	0	Programmable one-shot generation mode
	0 1		1	Programmable wait one-shot generation mode

Table 7.50 TRCIOA Pin Setting

Register	TRCOER	TRCMR	,	TRCIOR0		TRC	CR2	Function
Bit	EA	PWM2	IOA2	IOA1	IOA0	TCEG1	TCEG0	Function
	0	1	0	0	1	V	Х	Timer waveform output (output compare
	U	'	U	1	Х	^	^	function)
Setting	0	1	1	Х	X	~	Х	Timer mode (input capture function)
Value	1	ı	'	^	^	^	^	
	0	0	~	Х	Х	0	1	PWM2 mode TRCTRG input
	1	U	^	^	^	1	Х	

X: 0 or 1

Table 7.51 TRCIOB Pin Setting

Register	TRCOER	TRO	CMR	TRCIOR0			Function
Bit	EB	PWM2	PWMB	IOB2	IOB1	IOB0	Function
Setting Value	0	0	Х	Χ	Χ	Х	PWM2 mode waveform output
	0	1	1	Χ	X	Χ	PWM mode waveform output
	0	1	0	0	0	1	Timer waveform output (output compare function)
					1	Х	
	0	-1	0	1	х	Х	Timer mode (input capture function)
	1	'					

X: 0 or 1

Table 7.52 TRCIOC Pin Setting

Register	TRCOER	TRO	CMR	TRCIOR1			Function
Bit	EC	PWM2	PWMC	IOC2	IOC1	IOC0	Function
Setting Value	0	1	1	Х	Х	Х	PWM mode waveform output
	0	1	0	0	0	1	Timer waveform output (output compare function)
					1	Х	
	0	1	0	1	Х	Х	Timer mode (input capture function)
	1	'	U				

X: 0 or 1

Table 7.53 TRCIOD Pin Setting

Register	TRCOER	TRCMR		TRCIOR1			Function
Bit	ED	PWM2	PWMD	IOD2	IOD1	IOD0	Function
Setting Value	0	1	1	Х	Х	Х	PWM mode waveform output
	0	1	0	0	0	1	Timer waveform output (output compare function)
					1	Х	
	0	1	0	1	Х	Х	Timer mode (input capture function)
	1	'					

X: 0 or 1

R8C/3NT Group 7. I/O Ports

7.6 Low-Voltage Signal Mode

Communication through the serial interface (UART0 to UART2) and the clock synchronous serial interface (SSU_0 to 3, IIC_0 to 3) and the \overline{INT} input of \overline{INT} interrupt can be performed using a low-voltage signal.

Table 7.54 lists the Pins Usable for Inputting and Outputting Low-Voltage Signal.

For input, the pins that enabled for low-voltage signal mode are switched from Schmitt input to CMOS input by the settings of registers LVMR and LVMR1 register.

For output, the pins are switched from CMOS output to N-channel open-drain output.

Set the input threshold values for CMOS input using registers VLT0 and VLT1.

When low-voltage signal mode is used, all inputs are set to CMOS input. Since Schmitt input is disabled, always take countermeasures against noise.

Table 7.54 Pins Usable for Inputting and Outputting Low-Voltage Signal

Periph	eral Function Name	Pin
Serial interface	UART0 Clock synchronous serial I/O Clock asynchronous serial I/O	CLK0, RXD0, TXD0
	UART1 Clock synchronous serial I/O Clock asynchronous serial I/O	CLK1, RXD1, TXD1
	UART2 Clock synchronous serial I/O Clock asynchronous serial I/O Special mode 1 (I ² C mode) Special mode 2 (SSU mode) Multiprocessor communication function	CLK2, RXD2, TXD2, CTS2, RTS2
Synchronous Serial Communication Unit (SSU)	SSU_i Clock synchronous communication 4-wire bus communication	SSCK_i, SSI_i, SSO_i, SCS_i
I ² C bus Interface	IIC_i I ² C bus Interface Clock synchronous serial	SCL_i, SDA_i
INT	INT0 to INT4	ĪNT0 to ĪNT4

i = 0 to 3

R8C/3NT Group 7. I/O Ports

7.7 Unassigned Pin Handling

Table 7.55 lists Unassigned Pin Handling. Figure 7.16 shows the Unassigned Pin Handling.

Table 7.55 Unassigned Pin Handling

Pin Name	Connection
Ports P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6	 After setting to input mode, connect each pin to VSS via a resistor (pull-down) or connect each pin to VCC via a resistor (pull-up). (2) After setting to output mode, leave these pins open. (1, 2)
Port P4_2/VREF	Connect to VCC
RESET (3)	Connect to VCC via a pull-up resistor (2)

Notes:

- 1. If these ports are set to output mode and left open, they remain in input mode until they are switched to output mode by a program. The voltage level of these pins may be undefined and the power current may increase while the ports remain in input mode.
 - The content of the direction registers may change due to noise or program runaway caused by noise. In order to enhance program reliability, the program should periodically repeat the setting of the direction registers.
- 2. Connect these unassigned pins to the MCU using the shortest wire length (2 cm or less) possible.
- 3. When the power-on reset function is in use.




Figure 7.16 Unassigned Pin Handling

R8C/3NT Group 8. Bus

8. Bus

The bus cycles differ when accessing ROM, RAM, DTC vector area, DTC control data and when accessing SFR. Table 8.1 lists Bus Cycles by Access Area of R8C/3NT Group.


ROM, RAM, DTC vector area, DTC control data and SFR are connected to the CPU by an 8-bit bus. When accessing in word (16-bit) units, these areas are accessed twice in 8-bit units.

Table 8.2 shows Access Units and Bus Operations.

Table 8.1 Bus Cycles by Access Area of R8C/3NT Group

Access Area	Bus Cycle
SFR, Data flash	2 cycles of CPU clock
Program ROM, RAM	1 cycle of CPU clock

Table 8.2 Access Units and Bus Operations



R8C/3NT Group 8. Bus

However, only the following SFRs are connected with the 16-bit bus:

Interrupts: Each interrupt control register

Timer RC: Registers TRC, TRCGRA, TRCGRB, TRCGRC, and TRCGRD

SSU_i (i = 0 to 3): Registers SSiTDR, SSiTDRH, SSiRDR, and SSiRDRH

SCU: Registers SCUCR0, SCUMR, SCTCR0, SCTCR1, SCTCR2, SCTCR3, SCHCR, SCUCHC,

SCUFR, SCUSTC, SCSCSR, SCUSCC, SCUDAR, SCUDBR, SCUPRC

UART2: Registers U2MR, U2BRG, U2TB, U2C0, U2C1, and U2RB

A/D converter: Registers AD0, AD1, AD2, AD3, AD4, AD5, AD6, AD7, ADMOD, ADINSEL, ADCON0,

and ADCON1

Address match interrupt: Registers RMAD0, AIER0, RMAD1, and AIER1

Therefore, they are accessed once in 16-bit units. The bus operation is the same as "Area: SFR, Data flash, Even address Byte Access" in **Table 8.2 Access Units and Bus Operations**, and 16-bit data is accessed at a time.

9. Clock Generation Circuit

The following five circuits are incorporated in the clock generation circuit:

- XIN clock oscillation circuit
- XCIN clock oscillation circuit
- Low-speed on-chip oscillator
- High-speed on-chip oscillator
- · Low-speed on-chip oscillator for watchdog timer

9.1 Overview

Table 9.1 lists the Specification Overview of Clock Generation Circuit. Figure 9.1 shows a Clock Generation Circuit, Figure 9.2 shows a Peripheral Function Clock, and Figure 9.3 shows a Procedure for Reducing Internal Power Consumption Using VCA20 bit.

Table 9.1 Specification Overview of Clock Generation Circuit

	XIN Clock	XCIN Clock	On-Chip	Oscillator	Low-Speed
Item	Oscillation Circuit	Oscillation Circuit	High-Speed On-Chip Oscillator	Low-Speed On-Chip Oscillator	On-Chip Oscillator for Watchdog Timer
Applications	CPU clock source Peripheral function clock source	CPU clock source Peripheral function clock source	CPU clock source Peripheral function clock source CPU and peripheral function clock source when XIN clock stops oscillating	CPU clock source Peripheral function clock source CPU and peripheral function clock source when XIN clock stops oscillating	Watchdog timer clock source
Clock frequency	0 to 20 MHz	32.768 kHz	Approx. 40 MHz (4)	Approx. 125 kHz	Approx. 125 kHz
Connectable oscillator	Ceramic resonatorCrystal oscillator	Crystal oscillator	_	_	_
Oscillator connect pins	XIN, XOUT	XCIN, XCOUT (2)	(1)	(1)	_
Oscillation stop, restart function	Usable	Usable	Usable	Usable	Usable
Oscillator status after reset	Stop	Stop	Stop	Oscillate	Stop (5) Oscillate (6)
Others	Externally generated clock can be input (3)	Externally generated clock can be input On-chip feedback resistor Rf (connected/not connected selectable)			

Notes

- 1. These pins can be used as P4_6 and P4_7 when using the XCIN clock oscillation circuit or on-chip oscillator clock as the CPU clock while the XIN clock oscillation circuit is not used.
- 2. These pins can be used as P4_3 and P4_4 when using the XIN clock oscillation circuit or on-chip oscillator clock as the CPU clock while the XCIN clock oscillation circuit is not used.
- 3. To input an external clock, set the CM05 bit in the CM0 register to 1 (XIN clock stops), the CM11 bit in the CM1 register to 1 (internal feedback resistor disabled), and the CM13 bit to 1 (XIN-XOUT pin).
- 4. The clock frequency is automatically set to up to 20 MHz by a divider when using the high-speed on-chip oscillator as the CPU clock source.
- 5. This applies when the CSPROINI bit in the OFS register is set to 1 (count source protection mode disabled after reset).
- 6. This applies when the CSPROINI bit in the OFS register is set to 0 (count source protection mode enabled after reset).






Figure 9.1 Clock Generation Circuit




Figure 9.2 Peripheral Function Clock

9.2 Registers

9.2.1 System Clock Control Register 0 (CM0)

Address 0006h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CM07	CM06	CM05	CM04	CM03	CM02	_	_
After Reset	0	0	1	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	CM02	Wait mode peripheral function clock stop bit	Peripheral function clock does not stop in wait mode Peripheral function clock stops in wait mode	R/W
b3	CM03	XCIN clock stop bit	0: XCIN clock oscillates 1: XCIN clock stops	R/W
b4	CM04	Port/XCIN-XCOUT switch bit (5)	0: I/O ports P4_3 and P4_4 1: XCIN-XCOUT pin ⁽⁶⁾	R/W
b5	CM05	XIN clock (XIN-XOUT) stop bit (1, 3)	0: XIN clock oscillates 1: XIN clock stops ⁽²⁾	R/W
b6	CM06	CPU clock division select bit 0 (4)	0: Bits CM16 and CM17 in CM1 register enabled 1: Divide-by-8 mode	R/W
b7	CM07	XIN, XCIN clock select bit (7)	0: XIN clock 1: XCIN clock	R/W

Notes:

- 1. The CM05 bit stops the XIN clock when the high-speed on-chip oscillator mode or low-speed on-chip oscillator mode is selected. This bit cannot be used to detect whether the XIN clock has stopped. To stop the XIN clock, set the bits in the following order:
 - (1) Set bits OCD1 to OCD0 in the OCD register to 00b.
 - (2) Set the OCD2 bit to 1 (on-chip oscillator clock selected).
- 2. During external clock input, only the clock oscillation buffer stops and clock input is acknowledged.
- 3. Only when the CM05 bit is set to 1 (XIN clock stops) and the CM13 bit in the CM1 register is set to 0 (P4_6 and P4_7), P4_6 and P4_7 can be used as I/O ports.
- 4. When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode).
- 5. The CM04 bit can be set to 1 by a program but cannot be set to 0.
- 6. To use the XCIN clock, set the CM04 bit to 1 and the XCSEL bit in the PINSR register to 1. Also, set ports P4_3 and P4_4 as input ports without pull-up.
- 7. Set the CM07 bit to 1 (XCIN clock) from 0 after setting the CM04 bit to 1 (XCIN-XCOUT pin) and allowing XCIN clock oscillation to stabilize.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM0 register.

9.2.2 System Clock Control Register 1 (CM1)

Address 0007h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CM17	CM16	_	CM14	CM13	CM12	CM11	CM10
After Reset	0	0	1	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CM10	All clock stop control bit (2, 6)	Clock oscillates All clocks stop (stop mode)	R/W
b1	CM11	XIN-XOUT on-chip feedback resistor select bit	On-chip feedback resistor enabled On-chip feedback resistor disabled	R/W
b2	CM12	XCIN-XCOUT on-chip feedback resistor select bit	On-chip feedback resistor enabled On-chip feedback resistor disabled	R/W
b3	CM13	Port/XIN-XOUT switch bit (5)	0: I/O ports P4_6 and P4_7 1: XIN-XOUT pin	R/W
b4	CM14	Low-speed on-chip oscillator stop bit (3, 4)	O: Low-speed on-chip oscillator on 1: Low-speed on-chip oscillator off	R/W
b5	_	Reserved bit	Set to 1.	R/W
b6	CM16	CPU clock division select bit 1 (1)	b7 b6 0 0: No division mode	R/W
b7	CM17		0 1: Divide-by-2 mode 1 0: Divide-by-4 mode 1 1: Divide-by-16 mode	R/W

Notes

- 1. When the CM06 bit is set to 0 (bits CM16 and CM17 enabled), bits CM16 and CM17 are enabled.
- 2. If the CM10 bit is set to 1 (stop mode), the on-chip feedback resistor is disabled.
- 3. When the OCD2 bit is set to 0 (XIN clock selected), the CM14 bit can be set to 1 (low-speed on-chip oscillator off). When the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator on). It remains unchanged even if 1 is written to it.
- 4. To use the voltage monitor 1 interrupt or voltage monitor 2 interrupt (when the digital filter is used), set the CM14 bit to 0 (low-speed on-chip oscillator on).
- 5. Once the CM13 bit is set to 1 by a program, it cannot be set to 0.
- 6. Do not set the CM10 bit to 1 (stop mode) when the VCA20 bit in the VCA2 register to 1 (low consumption enabled).

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM1 register.

9.2.3 System Clock Control Register 3 (CM3)

Address 0009h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CM37	CM36	CM35	_	_	_	_	CM30
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CM30	Wait control bit (1)	Other than wait mode MCU enters wait mode	R/W
b1	_	Nothing is assigned. If necessary, so	et to 0. When read, the content is 0.	_
b2	_			
b3	_	Reserved bits	Set to 0.	R/W
b4				
b5	CM35	CPU clock division when exiting wait mode select bit ⁽²⁾	0: Following settings are enabled: CM06 bit in CM0 register Bits CM16 and CM17 in CM1 register 1: No division	R/W
b6 b7	CM36 CM37	System clock when exiting wait mode or stop mode select bit	b7 b6 0 0: MCU exits with the CPU clock immediately before entering wait or stop mode. 0 1: Do not set. 1 0: High-speed on-chip oscillator clock selected (3) 1 1: XIN clock selected (4)	R/W R/W

Notes:

- 1. When the MCU exits wait mode by a peripheral function interrupt, the CM30 bit is set to 0 (other than wait mode).
- 2. Set the CM35 bit to 0 in stop mode. When the MCU enters wait mode, if the CM35 bit is set to 1 (no division), the CM06 bit in the CM0 register is set to 0 (bits CM16 and CM17 enabled) and bits CM17 and CM16 in the CM1 register is set to 00b (no division mode).
- 3. When bits CM37 and CM36 are set to 10b (high-speed on-chip oscillator clock selected), the following will be set when the MCU exits wait mode or stop mode.
 - OCD2 bit in OCD register = 1 (on-chip oscillator selected)
 - FRA00 bit in FRA0 register = 1 (high-speed on-chip oscillator on)
 - FRA01 bit in FRA0 register = 1 (high-speed on-chip oscillator selected)
- 4. When bits CM37 and CM36 are set to 11b (XIN clock selected), the following will be set when the MCU exits wait mode or stop mode.
 - OM05 bit in OM0 register = 1 (XIN clock oscillates)
 - OM13 bit in OM1 register = 1 (XIN-XOUT pin)
 - OCD2 bit in OCD register = 0 (XIN clock selected)

When the MCU enters wait mode while the CM05 bit in the CM0 register is 1 (XIN clock stops), if the XIN clock is selected as the CPU clock when exiting wait mode, set the CM06 bit to 1 (divide-by-8 mode) and the CM35 bit to 0.

However, if an externally generated clock is used as the XIN clock, do not set bits CM37 to CM36 to 11b (XIN clock selected).

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the CM3 register.

CM30 bit (Wait Control Bit)

When the CM30 bit is set to 1 (MCU enters wait mode), the CPU clock stops (wait mode). Since the XIN clock, XCIN clock, and the on-chip oscillator clock do not stop, the peripheral functions using these clocks continue operating. To set the CM30 bit to 1, set the I flag to 0 (maskable interrupt disabled).

The MCU exits wait mode by a reset or peripheral function interrupt. When the MCU exits wait mode by a peripheral function interrupt, it resumes executing the instruction immediately after the instruction to set the CM30 bit to 1.

When the MCU enters wait mode with the WAIT instruction, make sure to set the I flag to 1 (maskable interrupt enabled). With this setting, interrupt handling is performed by the CPU when the MCU exits wait mode.



9.2.4 Oscillation Stop Detection Register (OCD)

Address 000Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	OCD3	OCD2	OCD1	OCD0
After Reset	0	0	0	0	0	1	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	OCD0	Oscillation stop detection enable bit (6)	Oscillation stop detection function disabled (1) Socillation stop detection function enabled	R/W
b1	OCD1	Oscillation stop detection interrupt enable bit	0: Disabled ⁽¹⁾ 1: Enabled	R/W
b2	OCD2	System clock select bit (3)	0: XIN clock selected ⁽⁶⁾ 1: On-chip oscillator clock selected ⁽²⁾	R/W
b3	OCD3	Clock monitor bit (4, 5)	0: XIN clock oscillates 1: XIN clock stops	R
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_			
b7	_			

Notes:

- Set bits OCD1 to OCD0 to 00b before the MCU enters stop mode, high-speed on-chip oscillator mode, or low-speed on-chip oscillator mode (XIN clock stops).
- 2. If the OCD2 bit is set to 1 (on-chip oscillator clock selected), the CM14 bit is set to 0 (low-speed on-chip oscillator on).
- 3. The OCD2 bit is automatically set to 1 (on-chip oscillator clock selected) if XIN clock oscillation stop is detected while bits OCD1 to OCD0 are set to 11b. If the OCD3 bit is set to 1 (XIN clock stops), the OCD2 bit remains unchanged even when set to 0 (XIN clock selected).
- 4. The OCD3 bit is enabled when the OCD0 bit is set to 1 (oscillation stop detection function enabled).
- 5. The OCD3 bit remains 0 (XIN clock oscillates) if bits OCD1 to OCD0 are set to 00b.
- 6. Refer to Figure 9.10 Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock for the switching procedure when the XIN clock re-oscillates after detecting oscillation stop.

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the OCD register.

9.2.5 High-Speed On-Chip Oscillator Control Register 7 (FRA7)

 Address 0015h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 —
 —
 —
 —
 —

 After Reset
 When shipping

Bit	Function	R/W
b7-b0	32 MHz frequency correction data is stored.	R
	The frequency can be adjusted by transferring this value to the FRA3 register and by transferring the correction value in the FRA6 register to the FRA1 register.	

9.2.6 High-Speed On-Chip Oscillator Control Register 0 (FRA0)

Address 0023h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	FRA03	_	FRA01	FRA00
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	FRA00	High-speed on-chip oscillator enable bit	High-speed on-chip oscillator off High-speed on-chip oscillator on	R/W
b1	FRA01	High-speed on-chip oscillator select bit (1)	O: Low-speed on-chip oscillator selected (2) 1: High-speed on-chip oscillator selected (3)	R/W
b2	_	Reserved bit	Set to 0.	R/W
b3	FRA03	fOCO128 clock select bit	0: fOCO-S divided by 128 selected 1: fOCO-F divided by 128 selected	R/W
b4	_	Nothing is assigned. If necessary, set to 0.	When read, the content is 0.	_
b5	_			
b6	_			
b7	_			


Notes:

- 1. Change the FRA01 bit in the following conditions.
 - FRA00 = 1 (high-speed on-chip oscillator on)
 - The CM14 bit in the CM1 register = 0 (low-speed on-chip oscillator on)
 - Bits FRA22 to FRA20 in the FRA2 register:
 All division mode can be set when VCC = 2.7 to 5.5 V
 Divide ratio of 8 or more when VCC = 1.8 to 5.5 V
 110b to 111b (divide-by-8 or more)
- 2. When setting the FRA01 bit to 0 (low-speed on-chip oscillator selected), do not set the FRA00 bit to 0 (high-speed on-chip oscillator off) at the same time. Set the FRA00 bit to 0 after setting the FRA01 bit to 0.
- 3. When setting the FRA01 bit to be 1 (high-speed on-chip oscillator selected) and stopping the low-speed on-chip oscillator, wait for one or more cycles of the low-speed on-chip oscillator and then set the CM14 bit in the CM1 register to 1 (low-speed on-chip oscillator off)

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA0 register.

9.2.7 High-Speed On-Chip Oscillator Control Register 1 (FRA1)

Address 0024h



After Reset When shipping

Bit		Function	R/W
b7-b0	The frequence	cy of the high-speed on-chip oscillator can be adjusted by setting as follows:	R/W
	40 MHz:	FRA1 = value after reset, FRA3 = value after reset	
	36.864 MHz:	Transfer the value in the FRA4 register to the FRA1 register and the value in the FRA5 register to the FRA3 register.	
	32 MHz:	Transfer the value in the FRA6 register to the FRA1 register and the value in the FRA7 register to the FRA3 register.	

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA1 register. Also, rewrite the FRA1 register when the FRA00 bit in the FRA0 register is set 0 (high-speed on-chip oscillator off).

9.2.8 High-Speed On-Chip Oscillator Control Register 2 (FRA2)

Address 0025h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	FRA22	FRA21	FRA20	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	FRA20	High-speed on-chip oscillator frequency	Division selection	R/W
b1	FRA21	switching bit	These bits select the division ratio for the high-	R/W
b2	FRA22		speed on-chip oscillator clock. b2 b1 b0 0 0 0: Divide-by-2 mode 0 0 1: Divide-by-3 mode 0 1 0: Divide-by-4 mode 0 1 1: Divide-by-5 mode 1 0 0: Divide-by-6 mode 1 0 1: Divide-by-7 mode 1 1 0: Divide-by-8 mode	R/W
1.0		December	1 1 1: Divide-by-9 mode	D ///
b3	_	Reserved bits	Set to 0.	R/W
b4	_			
b5	_			
b6	_			
b7	_			

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA2 register.

9.2.9 Clock Prescaler Reset Flag (CPSRF)

Address 0028h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CPSR	_	_	_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	CPSR	Clock prescaler reset flag	Setting this bit to 1 initializes the clock prescaler. (When read, the content is 0.)	R/W

9.2.10 High-Speed On-Chip Oscillator Control Register 4 (FRA4)

Address 0029h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset				When s	hipping			

Bit	Function	R/W
b7-b0	36.864 MHz frequency correction data is stored.	R
	The frequency can be adjusted by transferring this value to the FRA1 register and by transferring the	
	correction value in the FRA5 register to the FRA3 register.	

9.2.11 High-Speed On-Chip Oscillator Control Register 5 (FRA5)

Address 002Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_

After Reset When shipping

1	Bit	Function	R/W
1	b7-b0	36.864 MHz frequency correction data is stored.	R
		The frequency can be adjusted by transferring this value to the FRA3 register and by transferring the correction value in the FRA4 register to the FRA1 register.	

9.2.12 High-Speed On-Chip Oscillator Control Register 6 (FRA6)

Address 002Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	_	_	_	_	_	_	_	_		
After Reset		When shipping								

Ī	Bit	Function	R/W
Ī	b7-b0	32 MHz frequency correction data is stored.	R
		The frequency can be adjusted by transferring this value to the FRA1 register and by transferring the correction value in the FRA7 register to the FRA3 register.	

9.2.13 High-Speed On-Chip Oscillator Control Register 3 (FRA3)

Address 002Fh

Bit	b7	b6	b5	b4	b3	b2	b1	b0		
Symbol	_	_	_	_	_	_	_	_		
After Reset		When shipping								

Bit		Function	R/W
b7-b0	The frequence	ry of the high-speed on-chip oscillator can be adjusted by setting as follows:	R/W
	40 MHz:	FRA1 = value after reset, FRA3 = value after reset	
	36.864 MHz:	Transfer the value in the FRA4 register to the FRA1 register and the value in the FRA5 register to the FRA3 register.	
	32 MHz:	Transfer the value in the FRA6 register to the FRA1 register and the value in the FRA7 register to the FRA3 register.	

Set the PRC0 bit in the PRCR register to 1 (write enabled) before rewriting the FRA3 register. Also, rewrite the FRA3 register when the FRA00 bit in the FRA0 register is set 0 (high-speed on-chip oscillator off).

9.2.14 Voltage Detect Register 2 (VCA2)

Address 0034h Bit b6 b5 b3 b1 b0 b7 b4 b2 Symbol VCA27 VCA26 VCA25 VCA20 After Reset 0 0 0 0 0 0 0 The above applies when the LVDAS bit in the OFS register is set to 1. After Reset 0 0 0 0 1 The above applies when the LVDAS bit in the OFS register is set to 0.

Bit	Symbol	Bit Name	Function	R/W
b0	VCA20	Internal power low consumption	0: Low consumption disabled	R/W
		enable bit ⁽¹⁾	1: Low consumption enabled (2)	
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	_			
b4	_			
b5	VCA25	Voltage detection 0 enable bit (3)	0: Voltage detection 0 circuit disabled	R/W
			1: Voltage detection 0 circuit enabled	
b6	VCA26	Voltage detection 1 enable bit (4)	0: Voltage detection 1 circuit disabled	R/W
			1: Voltage detection 1 circuit enabled	
b7	VCA27	Voltage detection 2 enable bit (5)	0: Voltage detection 2 circuit disabled	R/W
			1: Voltage detection 2 circuit enabled	

Notes:

- 1. Use the VCA20 bit only when the MCU enters wait mode. To set the VCA20 bit, follow the procedure shown in Figure 9.3 Procedure for Reducing Internal Power Consumption Using VCA20 bit.
- 2. When the VCA20 bit is set to 1 (low consumption enabled), do not set the CM10 bit in the CM1 register to 1 (stop mode).
- 3. When writing to the VCA25 bit, set a value after reset.
- 4. To use the voltage detection 1 interrupt or the VW1C3 bit in the VW1C register, set the VCA26 bit to 1. After the VCA26 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 1 circuit starts operation.
- 5. To use the voltage detection 2 interrupt or the VCA13 bit in the VCA1 register, set the VCA27 bit to 1.

 After the VCA27 bit is set to 1 from 0, allow td(E-A) to elapse before the voltage detection 2 circuit starts operation.

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the VCA2 register.

9.2.15 I/O Function Pin Select Register (PINSR)

Address 018Fh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SDA0DLY1	SDA0DLY0	IIC0TCHALF	IIC0TCTWI	IOINSEL	_	_	XCSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	XCSEL	XCIN/XCOUT pin connect bit	XCIN not connected to P4_3, XCOUT not connected to P4_4 XCIN connected to P4_3, XCOUT connected to P4_4	R/W
b1	_	Reserved bit	Set to 0.	R/W
b2	_	Nothing is assigned. If necessary, s		_
b3	IOINSEL	I/O port input function select bit	O: The I/O port input function depends on the PDi (i = 0 to 4, 6) register. When the PDi_j (j = 0 to 7) bit in the PDi register is set to 0 (input mode), the pin input level is read. When the PDi_j bit in the PDi register is set to 1 (output mode), the port latch is read. 1: The I/O port input function reads the pin input level regardless of the PDi register	R/W
b4	IICOTCTWI	IIC_0 double transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC0CR1 register 1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the IC0CR1 register	R/W
b5	IIC0TCHALF	IIC_0 half transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC0CR1 register 1: Transfer rate is half the value set with bits CKS0 to CKS3 in the IC0CR1 register	R/W
b6	SDA0DLY0	SDA_0 digital delay select bit	b7 b6 0 0: Digital delay of 3 × f1 cycles	R/W
b7	SDA0DLY1		0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W

XCSEL Bit (XCIN/XCOUT pin connect bit)

The XCSEL bit is used to connect XCIN and XCOUT to P4_3 and P4_4, respectively. When this bit is set to 1, XCIN is connected to P4_3 and XCOUT is connected to P4_4. For how to set XCIN and XCOUT, refer to 9. Clock Generation Circuit.

IOINSEL Bit (I/O port input function select bit)

The IOINSEL bit is used to select the pin level of an I/O port when the PDi_j (j = 0 to 7) bit in the PDi (i = 0 to 4, 6) register is set to 1 (output mode). When this bit is set to 1, the I/O port input function reads the pin input level regardless of the PDi register.

Table 9.2 lists I/O Port Values Read by Using IOINSEL Bit. The IOINSEL bit can be used to change the input function of all I/O ports except P4_2.

Table 9.2 I/O Port Values Read by Using IOINSEL Bit

PDi_j bit in PDi register	0 (input	t mode)	1 (output mode)		
IOINSEL bit	0	1	0	1	
I/O port values read	Pin inp	ut level	Port latch value	Pin input level	




Figure 9.3 Procedure for Reducing Internal Power Consumption Using VCA20 bit

The clocks generated by the clock generation circuits are described below.

9.3 XIN Clock

The XIN clock is supplied by the XIN clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The XIN clock oscillation circuit is configured by connecting a resonator between pins XIN and XOUT. The XIN clock oscillation circuit includes an on-chip feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The XIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XOUT pin.

Figure 9.4 shows Examples of XIN Clock Connection Circuit.

During and after a reset, the XIN clock stops.


After setting the CM13 bit in the CM1 register to 1 (XIN-XOUT pin), the XIN clock starts oscillating when the CM05 bit in the CM0 register is set to 0 (XIN clock oscillates). After the XIN clock oscillation stabilizes, the XIN clock is used as the CPU clock source when the OCD2 bit in the OCD register is set to 0 (XIN clock selected).

The power consumption can be reduced by setting the CM05 bit in the CM0 register to 1 (XIN clock stops) if the OCD2 bit is set to 1 (on-chip oscillator clock selected).


When an externally generated clock is input to the XOUT pin, the XIN clock does not stop even if the CM05 bit is set to 1. If necessary, use an external circuit to stop the clock.

In stop mode, all clocks including the XIN clock stop. Refer to 9.7 Power Control for details.

 When CM05 bit in CM0 register is set to 0 (XIN clock oscillates) and CM13 bit in CM1 register is set to 1 (XIN-XOUT pin)



 When CM05 bit in CM0 register is set to 1 (XIN clock stops), CM11 bit in CM1 register is set to 1 (internal feedback resistor disabled), and the CM13 bit is set to 1 (XIN-XOUT pin)



Notes:

- Insert a damping resistor if required. The resistance will vary depending on the oscillator and the
 oscillation drive capacity settings. Use the values recommended by the oscillator manufacturer.
 If the oscillator manufacturer's datasheet specifies that a feedback resistor be added to the chip
 externally, insert a feedback resistor between XIN and XOUT following the instructions.
- 2. Insert a damping resistor if required to prevent an overshoot from occurring.

Figure 9.4 Examples of XIN Clock Connection Circuit

9.4 On-Chip Oscillator Clock

The on-chip oscillator clock is supplied by the on-chip oscillator (high-speed on-chip oscillator or low-speed on-chip oscillator). This clock is selected by the FRA01 bit in the FRA0 register.

9.4.1 Low-Speed On-Chip Oscillator Clock

The clock generated by the low-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, fOCO-S, and fOCO128.

After a reset, the on-chip oscillator clock generated by the low-speed on-chip oscillator divided by 1 (no division) is selected as the CPU clock.

If the XIN clock stops oscillating when bits OCD1 to OCD0 in the OCD register are set to 11b, the low-speed on-chip oscillator automatically starts operating and supplies the necessary clock for the MCU.

The frequency of the low-speed on-chip oscillator varies depending on the supply voltage and the operating ambient temperature. Application products must be designed with sufficient margin to allow for frequency changes.

9.4.2 High-Speed On-Chip Oscillator Clock

The clock generated by the high-speed on-chip oscillator is used as the clock source for the CPU clock, peripheral function clock, fOCO, fOCO-F, fOCO40M, and fOCO128.

To use the high-speed on-chip oscillator clock as the clock source for the CPU clock, peripheral clock, fOCO, and fOCO-F, set bits FRA20 to FRA22 in the FRA2 register as follows:

- All division mode can be set when VCC = 2.7 to 5.5 V 000b to 111b
- Divide ratio of 8 or more when VCC = 1.8 to 5.5 V 110b to 111b (divide by 8 or more)

After a reset, the on-chip oscillator clock generated by the high-speed on-chip oscillator stops. Oscillation is started by setting the FRA00 bit in the FRA0 register to 1 (high-speed on-chip oscillator on).

Frequency correction data is stored in registers FRA4 to FRA7.

To adjust the frequency of the high-speed on-chip oscillator clock to 36.864 MHz, first transfer the correction value in the FRA4 register to the FRA1 register and the correction value in the FRA5 register to the FRA3 register before using the values. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode (refer to **Tables 21.8 and 22.8 Bit Rate Setting Example in UART Mode**).

To adjust the frequency of the high-speed on-chip oscillator clock to 32 MHz, first transfer the correction value in the FRA6 register to the FRA1 register and the correction value in the FRA7 register to the FRA3 register before using the values.



9.5 XCIN Clock

The XCIN clock is supplied by the XCIN clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The XCIN clock oscillation circuit is configured by connecting a resonator between the XCIN and XCOUT pins. The XCIN clock oscillation circuit includes an on-chip a feedback resistor, which is disconnected from the oscillation circuit in stop mode in order to reduce the amount of power consumed by the chip. The XCIN clock oscillation circuit may also be configured by feeding an externally generated clock to the XCIN pin. (1)

Figure 9.5 shows Examples of XCIN Clock Connection Circuits.

During and after a reset, the XCIN clock stops.

After setting the XCSEL bit in the PINSR register to 1 (XCIN connected to P4_3, XCOUT connected to P4_4) and the CM04 bit in the CM0 register to 1 (XCIN-XCOUT pin), the XCIN clock starts oscillating when the CM03 bit in the CM0 register is set to 0 (XCIN clock oscillates). After the XCIN clock oscillation stabilizes, the XCIN clock is used as the CPU clock source when the CM07 bit in the CM0 register is set to 1 (XCIN clock). To input an externally generated clock to the XCIN pin, also set the CM04 bit in the CM0 register to 1 (XCIN-XCOUT pin). Leave the XCOUT pin open at this time.

This MCU has an on-chip feedback resistor, which can be disabled/enabled by the CM12 bit in the CM1 register. In stop mode, all clocks including the XCIN clock stop. Refer to **9.7 Power Control** for details.

Note:

1. To input an externally generated clock from the XCIN pin, set the CM03 bit in the CM0 register to 1 (XCIN clock stops) and the CM12 bit in the CM1 register to 1 (on-chip feedback resistor disabled).




Figure 9.5 Examples of XCIN Clock Connection Circuits

9.6 CPU Clock and Peripheral Function Clock

There are a CPU clock to operate the CPU and a peripheral function clock to operate the peripheral functions (refer to **Figure 9.1 Clock Generation Circuit**).

9.6.1 System Clock

The system clock is the clock source for the CPU and peripheral function clocks. The XIN clock, the XCIN clock, or the on-chip oscillator clock can be selected.

9.6.2 CPU Clock

The CPU clock is an operating clock for the CPU and the watchdog timer.

The system clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock. Use the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register to select the value of the division.

Also, use the XCIN clock while the XCIN clock oscillation stabilizes.

After a reset, the low-speed on-chip oscillator clock divided by 1 (no division) is used as the CPU clock.

When the MCU enters stop mode, the CM06 bit is set to 1 (divide-by-8 mode). To enter stop mode, set the CM35 bit in the CM3 register to 0 (settings of CM06 in CM0 register and bits CM16 and CM17 in CM1 register enabled).

9.6.3 Peripheral Function Clock (f1, f2, f4, f8, and f32)

The peripheral function clock is an operating clock for the peripheral functions.

The fi (i = 1, 2, 4, 8, and 32) clock is generated by the system clock divided by i. It is used for timers RA, RB, RC, RE, the serial interface, sensor control unit, and the A/D converter.

If the MCU enters wait mode after the CM02 bit in the CM0 register is set to 1 (peripheral function clock stops in wait mode), the fi clock stops.

9.6.4 fOCO

fOCO is an operating clock for the peripheral functions.

This clock runs at the same frequency as the on-chip oscillator clock and can be used as the source for timer RA

In wait mode, the fOCO clock does not stop.

9.6.5 fOCO40M

fOCO40M is used as the count source for timer RC.

This clock is generated by the high-speed on-chip oscillator and supplied by setting the FRA00 bit to 1.

In wait mode, the fOCO40M clock does not stop.

This clock can be used with supply voltage VCC = 2.7 to 5.5 V.

9.6.6 fOCO-F

fOCO-F is used as the count source for timers RC, and the A/D converter.

fOCO-F is a clock generated by the high-speed on-chip oscillator and divided by i (i = 2, 3, 4, 5, 6, 7, 8, and 9; divide ratio selected by the FRA2 register). This clock is supplied by setting the FRA00 bit to 1.

In wait mode, the fOCO-F clock does not stop.



9.6.7 fOCO-S

fOCO-S is an operating clock for the voltage detection circuit.

This clock is generated by the low-speed on-chip oscillator and supplied by setting the CM14 bit to 0 (low-speed on-chip oscillator on).

In wait mode, the fOCO-S clock does not stop.

9.6.8 fOCO128

fOCO128 is a clock generated by dividing fOCO-S or fOCO-F by 128. When the FRA03 bit is set to 0, fOCO-S divided by 128 is selected. When this bit is set to 1, fOCO-F divided by 128 is selected. fOCO128 is configured as the capture signal used in the TRCGRA register for timer RC.

9.6.9 fC, fC2, fC4, and fC32

fC, fC2, fC4, and fC32 are used for timers RA, RE, and the serial interface. Use theses clocks while the XCIN clock oscillation stabilizes.

9.6.10 fOCO-WDT

fOCO-WDT is an operating clock for the watchdog timer.

This clock is generated by the low-speed on-chip oscillator for the watchdog timer and supplied by setting the CSPRO bit in the CSPR register to 1 (count source protect mode enabled).

In count source protection mode for the watchdog timer, the fOCO-WDT clock does not stop.



9.7 Power Control

There are three power control modes. All modes other than wait mode and stop mode are referred to as standard operating mode.

9.7.1 Standard Operating Mode

Standard operating mode is further separated into four modes.

In standard operating mode, the CPU and peripheral function clocks are supplied to operate the CPU and the peripheral functions. Power consumption control is enabled by controlling the CPU clock frequency. The higher the CPU clock frequency, the more processing power increases. The lower the CPU clock frequency, the more power consumption decreases. If unnecessary oscillator circuits stop, power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source needs to be oscillating and stable. Allow sufficient wait time in a program until oscillation stabilizes before switching the clock.

Table 9.3 Settings and Modes of Clock Associated Bits

Modes		OCD Register	CM	11 Regis	ster		CM	10 Regis	ster		FRA0 F	Register
IVIC	odes	OCD2	CM17, CM16	CM14	CM13	CM07	CM06	CM05	CM04	CM03	FRA01	FRA00
High-speed	No division	0	00b	_	1	0	0	0	_	_	_	_
clock mode	Divide-by-2	0	01b	_	1	0	0	0	_	_	_	_
	Divide-by-4	0	10b	_	1	0	0	0	_	_	_	
	Divide-by-8	0	_	_	1	0	1	0	_	_	_	_
	Divide-by-16	0	11b	_	1	0	0	0	_	_	_	_
Low-speed	No division	_	00b	_	_	1	0	_	1	0	_	_
clock mode	Divide-by-2	_	01b	_	_	1	0	_	1	0	_	_
	Divide-by-4	_	10b	_	_	1	0	_	1	0	_	_
	Divide-by-8	_	_	_	_	1	1	_	1	0	_	_
	Divide-by-16	_	11b	_	_	1	0	_	1	0	_	_
High-speed	No division	1	00b	_	_	0	0	_	_	_	1	1
on-chip	Divide-by-2	1	01b	_	_	0	0	_	_	_	1	1
oscillator	Divide-by-4	1	10b	_	_	0	0	_	_	_	1	1
mode	Divide-by-8	1	_	_	_	0	1	_	_	_	1	1
	Divide-by-16	1	11b	_	_	0	0	_	_	_	1	1
Low-speed	No division	1	00b	0	_	0	0	_	_	_	0	
on-chip	Divide-by-2	1	01b	0	_	0	0	_	_	_	0	_
oscillator	Divide-by-4	1	10b	0	_	0	0	_	_	_	0	_
mode	Divide-by-8	1	_	0	_	0	1	_		_	0	_
	Divide-by-16	1	11b	0	_	0	0	_	_	_	0	

^{—:} Indicates that either 0 or 1 can be set.

9.7.1.1 High-Speed Clock Mode

The XIN clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock. If the CM14 bit is set to 0 (low-speed on-chip oscillator on) or the FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator on), fOCO can be used for timer RA.

Also, if the FRA00 bit is set to 1, fOCO40M can be used for timer RC.

If the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for the voltage detection circuit.

9.7.1.2 Low-Speed Clock Mode

The XCIN clock divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock.

In this mode, low consumption operation is enabled by stopping the XIN clock and the high-speed on-chip oscillator, and by setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled). When the CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8, low-current-consumption read mode can be used. However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is 3 kHz or below. After setting the divide ratio of the CPU clock, set the FMR27 bit to 1.

Also, if the FRA00 bit is set to 1, fOCO40M can be used for timer RC.

If the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for the voltage detection circuit.

To enter wait mode from low-speed clock mode, lower consumption current in wait mode is enabled by setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled).

To reduce the power consumption, refer to 29. Reducing Power Consumption.

9.7.1.3 High-Speed On-Chip Oscillator Mode

The high-speed on-chip oscillator is used as the on-chip oscillator clock when the FRA00 bit in the FRA0 register is set to 1 (high-speed on-chip oscillator on) and the FRA01 bit in the FRA0 register is set to 1. The on-chip oscillator divided by 1 (no division), 2, 4, 8, or 16 is used as the CPU clock. If the FRA00 bit is set to 1, fOCO40M can be used for timer RC.

Also, if the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for the voltage detection circuit.

9.7.1.4 Low-Speed On-Chip Oscillator Mode

If the CM14 bit in the CM1 register is set to 0 (low-speed on-chip oscillator on) and the FRA01 bit in the FRA0 register is set to 0, the low-speed on-chip oscillator is used as the on-chip oscillator clock. At this time, the on-chip oscillator clock divided by 1 (no division), 2, 4, 8 or 16 is used as the CPU clock. The on-chip oscillator clock is also the clock source for the peripheral function clocks. If the FRA00 bit is set to 1, fOCO40M can be used for timer RC.

Also, if the CM14 bit is set to 0 (low-speed on-chip oscillator on), fOCO-S can be used for the voltage detection circuit.

In this mode, low consumption operation is enabled by stopping the XIN clock and the high-speed on-chip oscillator, and by setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled). When the CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16, low-current-consumption read mode can be used. After setting the divide ratio of the CPU clock, set the FMR27 bit to 1.

To enter wait mode from low-speed clock mode, lower consumption current in wait mode is enabled by setting the VCA20 bit in the VCA2 register to 1 (internal power low consumption enabled).

To reduce the power consumption, refer to 29. Reducing Power Consumption.



9.7.2 Wait Mode

Since the CPU clock stops in wait mode, the CPU operating with the CPU clock and the watchdog timer when count source protection mode is disabled stop. Since the XIN clock, XCIN clock, and on-chip oscillator clock do not stop, the peripheral functions using these clocks continue operating.

9.7.2.1 Peripheral Function Clock Stop Function

If the CM02 bit is set to 1 (peripheral function clock stops in wait mode), the f1, f2, f4, f8, and f32 clocks stop in wait mode. This reduces power consumption.

9.7.2.2 Entering Wait Mode

The MCU enters wait mode by executing the WAIT instruction or setting the CM30 bit in the CM3 register to 1 (MCU enters wait mode).

When the OCD2 bit in the OCD register is set to 1 (on-chip oscillator selected as system clock), set the OCD1 bit in the OCD register to 0 (oscillation stop detection interrupt disabled) before executing the WAIT instruction or setting the CM30 bit in the CM3 register to 1(MCU enters wait mode).

If the MCU enters wait mode while the OCD1 bit is set to 1 (oscillation stop detection interrupt enabled), current consumption is not reduced because the CPU clock does not stop.

Enter wait mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter wait mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).

9.7.2.3 Pin Status in Wait Mode

The I/O port retains the status immediately before the MCU enters wait mode.



9.7.2.4 Exiting Wait Mode

The MCU exits wait mode by a reset or peripheral function interrupt.

The peripheral function interrupts are affected by the CM02 bit. When the CM02 bit is set to 0 (peripheral function clock does not stop in wait mode), the peripheral function interrupts other than A/D conversion interrupts can be used to exit wait mode. When the CM02 bit is set to 1 (peripheral function clock stops in wait mode), the peripheral functions using the peripheral function clock stop and the peripheral functions operating with external signals or the on-chip oscillator clock can be used to exit wait mode.

Table 9.4 lists Interrupts to Exit Wait Mode and Usage Conditions.

Table 9.4 Interrupts to Exit Wait Mode and Usage Conditions

Interrupt	CM02 = 0	CM02 = 1
Serial interface interrupt	Usable when operating with internal or external clock	Usable when operating with external clock
Synchronous serial communication unit interrupt/ I ² C bus interface interrupt	Usable in all modes	(Do not use)
Key input interrupt	Usable	Usable
A/D conversion interrupt	(Do not use)	(Do not use)
Timer RA interrupt	Usable in all modes	Usable if there is no filter in event counter mode. Usable by selecting fOCO, fC, or fC32 as count source.
Timer RB interrupt	Usable in all modes	Usable by selecting fOCO as timer RA count source and timer RA underflow as timer RB count source
Timer RC interrupt	Usable in all modes	(Do not use)
Timer RE interrupt	Usable in all modes	Usable when operating in real time clock mode
INT interrupt	Usable	Usable (INT0 to INT4 can be used if there is no filter.)
Voltage monitor 1 interrupt	Usable	Usable
Voltage monitor 2 interrupt	Usable	Usable
Oscillation stop detection interrupt	Usable	(Do not use)
Sensor control unit interrupt	Usable	(Do not use)

Figure 9.6 shows the Time from Wait Mode to First Instruction Execution following Exit after CM30 Bit in CM3 Register is Set to 1 (MCU Enters Wait Mode).

To use a peripheral function interrupt to exit wait mode, set up the following before setting the CM30 bit to 1.

- (1) Set the I flag to 0 (maskable interrupt disabled)
- (2) Set the interrupt priority level in bits ILVL2 to ILVL0 in the interrupt control registers of the peripheral function interrupts to be used for exiting wait mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting wait mode to 000b (interrupt disabled).
- (3) Operate the peripheral function to be used for exiting wait mode.

When the MCU exits by a peripheral function interrupt, the time (number of cycles) between interrupt request generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register and the VCA20 bit in the VCA2 register, as shown in Figure 9.6.

The clock set by bits CM35, CM36, and CM37 in the CM3 register is used as the CPU clock when the MCU exits wait mode by a peripheral function interrupt. At this time, the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register automatically change.




Figure 9.6 Time from Wait Mode to First Instruction Execution following Exit after CM30 Bit in CM3 Register is Set to 1 (MCU Enters Wait Mode)

Figure 9.7 shows the Time from Wait Mode to Interrupt Routine Execution after WAIT instruction is Executed. To use a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 of the peripheral function interrupts to be used for exiting stop mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting stop mode to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Operate the peripheral function to be used for exiting stop mode.

When the MCU exits by a peripheral function interrupt, the time (number of cycles) between interrupt request generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register and the VCA20 bit in the VCA2 register, as shown in Figure 9.7.

The clock set by bits CM35, CM36, and CM37 in the CM3 register is used as the CPU clock when the MCU exits wait mode by a peripheral function interrupt. At this time, the CM06 bit in the CM0 register and bits CM16 and CM17 in the CM1 register automatically change.




Figure 9.7 Time from Wait Mode to Interrupt Routine Execution after WAIT instruction is Executed

9.7.3 Stop Mode

Since all oscillator circuits except fOCO-WDT stop in stop mode, the CPU and peripheral function clocks stop and the CPU and the peripheral functions operating with these clocks also stop. The least power required to operate the MCU is in stop mode. If the voltage applied to the VCC pin is VRAM or more, the contents of internal RAM is retained.

The peripheral functions clocked by external signals continue operating.

Table 9.5 lists Interrupts to Exit Stop Mode and Usage Conditions.

Table 9.5 Interrupts to Exit Stop Mode and Usage Conditions

Interrupt	Usage Conditions
Key input interrupt	Usable
INT0 to INT4 interrupt	Usable if there is no filter
Timer RA interrupt	Usable if there is no filter when external pulse is counted in event counter mode
Serial interface interrupt	When external clock selected
Voltage monitor 1 interrupt	Usable in digital filter disabled mode (VW1C1 bit in VW1C register is set to 1)
Voltage monitor 2 interrupt	Usable in digital filter disabled mode (VW2C1 bit in VW2C register is set to 1)

9.7.3.1 Entering Stop Mode

The MCU enters stop mode when the CM10 bit in the CM1 register is set to 1 (all clocks stop). At the same time, the CM06 bit in the CM0 register is set to 1 (divide-by-8 mode).

To use stop mode, set the following before the MCU enters stop mode:

- Bits OCD1 to OCD0 in the OCD register = 00b
- CM35 bit in CM3 register = 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled)

Enter stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).

9.7.3.2 Pin Status in Stop Mode

The I/O port retains the status before the MCU enters stop mode.

However, when the CM13 bit in the CM1 register is set to 1 (XIN-XOUT pin), the XOUT(P4_7) pin is held "H". When the CM13 bit is set to 0 (input ports P4_6 and P4_7), the P4_7(XOUT pin) is held in an input status.

9.7.3.3 Exiting Stop Mode

The MCU exits stop mode by a reset or peripheral function interrupt.

Figure 9.8 shows the Time from Stop Mode to Interrupt Routine Execution.

To use a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to 1.

- (1) Set the interrupt priority level in bits ILVL2 to ILVL0 of the peripheral function interrupts to be used for exiting stop mode. Set bits ILVL2 to ILVL0 of the peripheral function interrupts that are not to be used for exiting stop mode to 000b (interrupt disabled).
- (2) Set the I flag to 1.
- (3) Operate the peripheral function to be used for exiting stop mode.

 When the MCU exits stop mode by a peripheral function interrupt, the interrupt sequence is executed when an interrupt request is generated and the CPU clock supply starts.

The clock used immediately before stop mode divided by 8 is used as the CPU clock when the MCU exits stop mode by a peripheral function interrupt. To enter stop mode, set the CM35 bit in the CM3 register to 0 (settings of CM06 bit in CM0 register and bits CM16 and CM17 in CM1 register enabled)




Figure 9.8 Time from Stop Mode to Interrupt Routine Execution

Figure 9.9 shows the State Transitions in Power Control Mode.




Figure 9.9 State Transitions in Power Control Mode

9.8 Oscillation Stop Detection Function

The oscillation stop detection function detects the stop of the XIN clock oscillating circuit.

The oscillation stop detection function can be enabled and disabled by the OCD0 bit in the OCD register.

Table 9.6 lists the Specifications of Oscillation Stop Detection Function.

When the XIN clock is the CPU clock source and bits OCD1 to OCD0 are set to 11b, the MCU is placed in the following state if the XIN clock stops.

- OCD2 bit in OCD register = 1 (on-chip oscillator clock selected)
- OCD3 bit in OCD register = 1 (XIN clock stops)
- CM14 bit in CM1 register = 0 (low-speed on-chip oscillator oscillates)
- Oscillation stop detection interrupt request is generated

Table 9.6 Specifications of Oscillation Stop Detection Function

Item	Specification
Oscillation stop detection clock and frequency bandwidth	$f(XIN) \ge 2 MHz$
Enabled condition for oscillation stop detection function	Bits OCD1 to OCD0 set to 11b
Operation at oscillation stop detection	Oscillation stop detection interrupt generated

9.8.1 How to Use Oscillation Stop Detection Function

- The oscillation stop detection interrupt shares a vector with the voltage monitor 1 interrupt, the voltage monitor 2 interrupt, and the watchdog timer interrupt. To use the oscillation stop detection interrupt and watchdog timer interrupt, the interrupt source needs to be determined.
 - Table 9.7 lists the Determination of Interrupt Sources for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt. Figure 9.11 shows an Example of Determining Interrupt Sources for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt.
- When the XIN clock restarts after oscillation stop, switch the XIN clock to the clock source for the CPU clock and the peripheral functions by a program.
 - Figure 9.10 shows the Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock.
- To enter wait mode while the oscillation stop detection function is used, set the CM02 bit to 0 (peripheral function clock does not stop in wait mode).
- Since the oscillation stop detection function is a function for cases where the XIN clock is stopped by an external cause, set bits OCD1 to OCD0 to 00b to stop or start the XIN clock by a program (select stop mode or change the CM05 bit).
- This function cannot be used when the XIN clock frequency is below 2 MHz. In this case, set bits OCD1 to OCD0 to 00b.
- To use the low-speed on-chip oscillator clock as the clock source for the CPU clock and the peripheral functions after detecting the oscillation stop, set the FRA01 bit in the FRA0 register to 0 (low-speed on-chip oscillator selected) and bits OCD1 to OCD0 to 11b.
 - To use the high-speed on-chip oscillator clock as the clock source for the CPU clock and the peripheral functions after detecting the oscillation stop, first set the FRA00 bit to 1 (high-speed on-chip oscillator oscillates) and the FRA01 bit to 1 (high-speed on-chip oscillator selected). Then set bits OCD1 to OCD0 to 11b.

Table 9.7 Determination of Interrupt Sources for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt

Generated Interrupt Source	Bit Indicating Interrupt Source
•	(a) OCD3 bit in OCD register = 1
	(b) OCD1 to OCD0 bits in OCD register = 11b and OCD2 bit = 1
Watchdog timer	VW2C3 bit in VW2C register = 1
Voltage monitor 1	VW1C2 bit in VW1C register = 1
Voltage monitor 2	VW2C2 bit in VW2C register = 1




Figure 9.10 Procedure for Switching Clock Source from Low-Speed On-Chip Oscillator to XIN Clock




Figure 9.11 Example of Determining Interrupt Sources for Oscillation Stop Detection, Watchdog Timer, Voltage Monitor 1, or Voltage Monitor 2 Interrupt

9.9 Notes on Clock Generation Circuit

9.9.1 Stop Mode

To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.

Insert at least four NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

```
; CPU rewrite mode disabled
                    1, FMR0
       BCLR
                                ; Low-current-consumption read mode disabled
                    7, FMR2
       BSET
                    0, PRCR
                                ; Writing to CM1 register enabled
       FSET
                                ; Enable interrupt
                    I
                    0, CM1
                                ; Stop mode
       BSET
       JMP.B
                    LABEL 001
LABEL 001:
       NOP
       NOP
       NOP
       NOP
```

9.9.2 Wait Mode

To enter wait mode by setting the CM30 bit to 1, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before setting the CM30 bit to 1.

To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the instruction to set the CM30 bit to 1 (MCU enters wait mode) or the WAIT instruction, and then the program stops. Insert at least four NOP instructions after the instruction to set the CM30 bit to 1 (MCU enters wait mode) or the WAIT instruction.

• Program example to execute the WAIT instruction

```
BCLR 1, FMR0 ; CPU rewrite mode disabled
BCLR 7, FMR2 ; Low-current-consumption read mode disabled
FSET I ; Enable interrupt
WAIT ; Wait mode
NOP
NOP
NOP
NOP
```

• Program example to execute the instruction to set the CM30 bit to 1

BCLR	1, FMR0	; CPU rewrite mode disabled
BCLR	7, FMR2	; Low-current-consumption read mode disabled
BSET	0, PRCR	; Writing to CM3 register enabled
FCLR	I	; Interrupt disabled
BSET	0, CM3	; Wait mode
NOP		
BCLR	0, PRCR	; Writing to CM3 register disabled
FSET	I	; Interrupt enabled

R8C/3NT Group 9. Clock Generation Circuit

9.9.3 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the XIN clock frequency is below 2 MHz, set bits OCD1 to OCD0 to 00b.

9.9.4 Oscillation Circuit Constants

Consult the oscillator manufacturer to determine the optimal oscillation circuit constants for the user system. To use the MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled) and connect the feedback resistor to the chip externally.



R8C/3NT Group 10. Protection

10. Protection

The protection function protects important registers from being easily overwritten if a program runs out of control. The registers protected by the PRCR register are as follows:

- Registers protected by PRC0 bit: Registers CM0, CM1, CM3, OCD, FRA0, FRA1, FRA2, and FRA3
- Registers protected by PRC1 bit: Registers PM0 and PM1
- Registers protected by PRC2 bit: PD0 register
- Registers protected by PRC3 bit: Registers OCVREFCR, VCA2, VD1LS, VW0C, VW1C, and VW2C

10.1 Register

10.1.1 Protect Register (PRCR)

Address	UUUAN							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	PRC3	PRC2	PRC1	PRC0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PRC0	Protect bit 0	Enables writing to registers CM0, CM1, CM3, OCD, FRA0, FRA1, FRA2, and FRA3. 0: Write disabled 1: Write enabled (2)	R/W
b1	PRC1	Protect bit 1	Enables writing to registers PM0 and PM1. 0: Write disabled 1: Write enabled (2)	R/W
b2	PRC2	Protect bit 2	Enables writing to the PD0 register. 0: Write disabled 1: Write enabled (1)	R/W
b3	PRC3	Protect bit 3	Enables writing to registers OCVREFCR, VCA2, VD1LS, VW0C, VW1C, and VW2C. 0: Write disabled 1: Write enabled (2)	R/W
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_			
b7	_	Nothing is assigned. If n	necessary, set to 0. When read, the content is 0.	_

Notes:

- 1. The PRC2 bit is set to 0 after setting it to 1 (write enabled) and writing to the SFR area. Change the register protected by the PRC2 bit with the next instruction after that used to set the PRC2 bit to 1. Do not allow interrupts or DTC activation between the instruction to set to the PRC2 bit to 1 and the next instruction.
- 2. Bits PRC0, PRC1, and PRC3 are not set to 0 even after setting them to 1 (write enabled) and writing to the SFR areas. Set these bits to 0 by a program.

11. Interrupts

11.1 Overview

11.1.1 Types of Interrupts

Figure 11.1 shows the Types of Interrupts.




Figure 11.1 Types of Interrupts

• Maskable interrupts: These interrupts are enabled or disabled by the interrupt enable flag (I flag).

The interrupt priority can be changed based on the interrupt priority level.

• Non-maskable interrupts: These interrupts are not enabled or disabled by the interrupt enable flag (I flag).

The interrupt priority cannot be changed based on the interrupt priority level.

11.1.2 Software Interrupts

A software interrupt is generated when an instruction is executed. Software interrupts are non-maskable.

11.1.2.1 Undefined Instruction Interrupt

An undefined instruction interrupt is generated when the UND instruction is executed.

11.1.2.2 Overflow Interrupt

An overflow interrupt is generated when the O flag is set to 1 (arithmetic operation overflow) and the INTO instruction is executed. Instructions that set the O flag are as follows:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, and SUB.

11.1.2.3 BRK Interrupt

A BRK interrupt is generated when the BRK instruction is executed.

11.1.2.4 INT Instruction Interrupt

An INT instruction interrupt is generated when the INT instruction is executed. Software interrupt numbers 0 to 63 can be specified with the INT instruction. Because some software interrupt numbers are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

For software interrupt numbers 0 to 31, the U flag is saved on the stack during instruction execution and the U flag is set to 0 (ISP selected) before the interrupt sequence is executed. The U flag is restored from the stack when returning from the interrupt routine. For software interrupt numbers 32 to 63, the U flag does not change state during instruction execution, and the selected SP is used.



11.1.3 Special Interrupts

Special interrupts are non-maskable.

11.1.3.1 Watchdog Timer Interrupt

A watchdog timer interrupt is generated by the watchdog timer. For details, refer to 14. Watchdog Timer.

11.1.3.2 Oscillation Stop Detection Interrupt

An oscillation stop detection interrupt is generated by the oscillation stop detection function. For details of the oscillation stop detection function, refer to **9. Clock Generation Circuit**.

11.1.3.3 Voltage Monitor 1 Interrupt

A voltage monitor 1 interrupt is generated by the voltage detection circuit. A non-maskable or maskable interrupt can be selected by IRQ1SEL bit in the CMPA register. For details of the voltage detection circuit, refer to **6.** Voltage Detection Circuit.

11.1.3.4 Voltage Monitor 2 Interrupt

A voltage monitor 2 interrupt is generated by the voltage detection circuit. A non-maskable or maskable interrupt can be selected by IRQ2SEL bit in the CMPA register. For details of the voltage detection circuit, refer to **6. Voltage Detection Circuit**.

11.1.3.5 Single-Step Interrupt, and Address Break Interrupt

Do not use these interrupts. They are provided exclusively for use by development tools.

11.1.3.6 Address Match Interrupt

An address match interrupt is generated immediately before executing an instruction that is stored at an address indicated by registers RMAD0 to RMAD1 if the AIER00 bit in the AIER0 register or the AIER10 bit in the AIER1 register is set to 1 (address match interrupt enabled).

For details of the address match interrupt, refer to 11.6 Address Match Interrupt.

11.1.4 Peripheral Function Interrupts

A peripheral function interrupt is generated by a peripheral function in the MCU. Peripheral function interrupts are maskable. Refer to **Tables 11.2 and 11.3 Relocatable Vector Tables** for sources of the corresponding peripheral function interrupt. For details of peripheral functions, refer to the descriptions of individual peripheral functions.



11.1.5 Interrupts and Interrupt Vectors

There are 4 bytes in each vector. Set the starting address of an interrupt routine in each interrupt vector. When an interrupt request is acknowledged, the CPU branches to the address set in the corresponding interrupt vector. Figure 11.2 shows an Interrupt Vector.



Figure 11.2 Interrupt Vector

11.1.5.1 Fixed Vector Tables

The fixed vector tables are allocated addresses 0FFDCh to 0FFFFh.

Table 11.1 lists the Fixed Vector Tables. The vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to **28.3 Functions to Prevent Flash Memory from being Rewritten**.

Table 11.1 Fixed Vector Tables

Interrupt Source	Vector Addresses Address (L) to (H)	Remarks	Reference
Undefined instruction	0FFDCh to 0FFDFh	Interrupt with UND instruction	R8C/Tiny Series Software Manual
Overflow	0FFE0h to 0FFE3h	Interrupt with INTO instruction	
BRK instruction	0FFE4h to 0FFE7h	If the content of address 0FFE6h is FFh, program execution starts from the address shown by the vector in the relocatable vector table.	
Address match	0FFE8h to 0FFEBh		11.6 Address Match Interrupt
Single step (1)	0FFECh to 0FFEFh		
Watchdog timer, Oscillation stop detection, Voltage monitor 1, Voltage monitor 2	0FFF0h to 0FFF3h		14. Watchdog Timer9. Clock Generation Circuit6. Voltage Detection Circuit
Address break (1)	0FFF4h to 0FFF7h		
(Reserved)	0FFF8h to 0FFFBh		
Reset	0FFFCh to 0FFFFh		5. Resets

Note:

1. Do not use these interrupts. They are provided exclusively for use by development tools.



11.1.5.2 Relocatable Vector Tables

The relocatable vector tables occupy 256 bytes beginning from the starting address set in the INTB register. Tables 11.2 and 11.3 list the Relocatable Vector Tables.

Table 11.2 Relocatable Vector Tables (1)

Interrupt Source	Vector Addresses (1) Address (L) to Address (H)	Software Interrupt Number	Interrupt Control Register	Reference
BRK instruction (3)	+0 to +3 (0000h to 0003h)	0	_	R8C/Tiny Series Software Manual
Flash memory ready	+4 to +7 (0004h to 0007h)	1	FMRDYIC	28. Flash Memory
(Reserved)		2 to 5	_	_
ĪNT4	+24 to +27 (0018h to 001Bh)	6	INT4IC	11.4 INT Interrupt
Timer RC	+28 to +31 (001Ch to 001Fh)	7	TRCIC	19. Timer RC
(Reserved)		8	_	_
(Reserved)		9	_	_
Timer RE	+40 to +43 (0028h to 002Bh)	10	TREIC	20. Timer RE
UART2 transmit/NACK2	+44 to +47 (002Ch to 002Fh)	11	S2TIC	22. Serial Interface (UART2)
UART2 receive/ACK2	+48 to +51 (0030h to 0033h)	12	S2RIC	
Key input	+52 to +55 (0034h to 0037h)	13	KUPIC	11.5 Key Input Interrupt
A/D conversion	+56 to +59 (0038h to 003Bh)	14	ADIC	26. A/D Converter
SSU_0/IIC_0 (2)	+60 to +63 (003Ch to 003Fh)	15	SSU0IC/ IIC0IC	24. Synchronous Serial Communication Unit (SSU_i (i = 0 to 3)), 25. I ² C bus Interface (IIC_i (i = 0 to 3))
(Reserved)		16	_	_
UART0 transmit	+68 to +71 (0044h to 0047h)	17	S0TIC	21. Serial Interface (UARTi (i
UART0 receive	+72 to +75 (0048h to 004Bh)	18	S0RIC	= 0 or 1))
UART1 transmit	+76 to +79 (004Ch to 004Fh)	19	S1TIC	
UART1 receive	+80 to +83 (0050h to 0053h)	20	S1RIC	
ĪNT2	+84 to +87 (0054h to 0057h)	21	INT2IC	11.4 INT Interrupt
Timer RA	+88 to +91 (0058h to 005Bh)	22	TRAIC	17. Timer RA
(Reserved)		23	_	_
Timer RB	+96 to +99 (0060h to 0063h)	24	TRBIC	18. Timer RB
ĪNT1	+100 to +103 (0064h to 0067h)	25	INT1IC	11.4 INT Interrupt
ĪNT3	+104 to +107 (0068h to 006Bh)	26	INT3IC	·
(Reserved)		27	_	_
(Reserved)		28	_	_
INTO	+116 to +119 (0074h to 0077h)	29	INT0IC	11.4 INT Interrupt
(Reserved)		30	_	_
(Reserved)		31	_	_
Software (3)	+128 to +131 (0080h to 0083h) to +164 to +167 (00A4h to 00A7h)	32 to 41	_	R8C/Tiny Series Software Manual
Sensor control unit	+168 to +171 (00A8h to 00ABh)	42	SCUIC	27. Sensor Control Unit
(Reserved)	,	43	_	_
(Reserved)		44 to 49	_	_

Notes:

- 1. These addresses are relative to those in the INTB register.
- 2. Selectable by the IIC0SEL bit in the SSUIIC0SR register.
- 3. These interrupts are not disabled by the I flag.

Table 11.3 Relocatable Vector Tables (2)

Interrupt Source	Vector Addresses (1) Address (L) to Address (H)	Software Interrupt Number	Interrupt Control Register	Reference
Voltage monitor 1	+200 to +203 (00C8h to 00CBh)	50	VCMP1IC	6. Voltage Detection Circuit
Voltage monitor 2	+204 to +207 (00CCh to 00CFh)	51	VCMP2IC	
(Reserved)		52 to 55		_
SSU_1/IIC_1 (2)	+224 to +227 (00ECh to 00E3h)	56	SSU1IC/ IIC1IC	24. Synchronous Serial Communication Unit
SSU_2/IIC_2 ⁽²⁾	+228 to +231 (00E4h to 00E7h)	57	SSU2IC/ IIC2IC	(SSU_i (i = 0 to 3)), 25. I ² C bus Interface (IIC_i (i
SSU_2/IIC_2 (2)	+232 to +235 (00E8h to 00EBh)	58	SSU3IC/ IIC3IC	= 0 to 3))
(Reserved)		59		_
Software (1)	+240 to +243 (00F0h to 00F3h) to +252 to +255 (00FCh to 00FFh)	60 to 63	_	R8C/Tiny Series Software Manual

Notes:

- These interrupts are not disabled by the I flag.
 Selectable by the IICiSEL (i = 0 to 3) bit in the SSUIICOSR register.

11.2 Registers

11.2.1 Interrupt Control Register (TREIC, S2TIC, S2RIC, KUPIC, ADIC, S0TIC, S0RIC, S1TIC, S1RIC, TRAIC, TRBIC, VCMP1IC, VCMP2IC)

Address 004Ah (TREIC), 004Bh (S2TIC), 004Ch (S2RIC), 004Dh (KUPIC), 004Eh (ADIC), 0051h (S0TIC), 0052h (S0RIC), 0053h (S1TIC), 0054h (S1RIC), 0056h (TRAIC), 0058h (TRBIC), 0072h (VCMP1IC), 0073h (VCMP2IC)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	IR	ILVL2	ILVL1	ILVL0	
After Reset	Χ	Х	Х	Х	Х	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	ILVL0	Interrupt priority level select bit	b2 b1 b0	R/W
b1	ILVL1		0 0 0: Level 0 (interrupt disabled)	R/W
b2	ILVL2		0 1 0: Level 2	R/W
			0 1 1: Level 3	
			1 0 0: Level 4	
			1 0 1: Level 5	
			1 1 0: Level 6	
			1 1 1: Level 7	
b3	IR	Interrupt request bit	0: No interrupt requested	R/W ⁽¹⁾
			1: Interrupt requested	
b4	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is undefined.	_
b5	_			
b6	_			
b7	_			

Note:

1. Only 0 can be written to the IR bit. (Do not write 1 to this bit.)

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

11.2.2 Interrupt Control Register (FMRDYIC, TRCIC, SCUIC, SSUIIC/IICIIC (i = 0 to 3))

Address 0041h (FMRDYIC), 0047h (TRCIC), 004Fh (SSU0IC/IIC0IC (1)), 006Ah (SCUIC), 0078h (SSU1IC/IIC1IC (1)), 0079h (SSU2IC/IIC2IC (1)), 007Ah (SSU3IC/IIC3IC (1))

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	IR	ILVL2	ILVL1	ILVL0
After Reset	Χ	Χ	Χ	Χ	Χ	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ILVL0	Interrupt priority level select bit	b2 b1 b0	R/W
b1	ILVL1		0 0 0: Level 0 (interrupt disabled) 0 0 1: Level 1	R/W
b2	ILVL2		0 1 0: Level 2	R/W
			0 1 1: Level 3	
			1 0 0: Level 4	
			1 0 1: Level 5	
			1 1 0: Level 6	
			1 1 1: Level 7	
b3	IR	Interrupt request bit	0: No interrupt requested	R
			1: Interrupt requested	
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is undefined.	
b5	_			
b6	_			
b7	_			

Note:

1. Selectable by the IICiSEL (i = 0 to 3) bit in the SSUIICSR register.

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

11.2.3 INTi Interrupt Control Register (INTilC) (i = 0 to 4)

Address 0046h (INT4IC), 0055h (INT2IC), 0059h (INT1IC), 005Ah (INT3IC), 005Dh (INT0IC)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	POL	IR	ILVL2	ILVL1	ILVL0
After Reset	Χ	Χ	0	0	Х	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ILVL0	Interrupt priority level select bit	b2 b1 b0 0 0 0: Level 0 (interrupt disabled)	R/W
b1	ILVL1		0 0 1: Level 1	R/W
b2	ILVL2		0 1 0: Level 2	R/W
			0 1 1: Level 3	
			1 0 0: Level 4	
			1 0 1: Level 5	
			1 1 0: Level 6	
			1 1 1: Level 7	
b3	IR	Interrupt request bit	0: No interrupt requested	R/W (1)
			1: Interrupt requested	
b4	POL	Polarity switch bit (3)	0: Falling edge selected	R/W
			1: Rising edge selected ⁽²⁾	
b5	_	Reserved bit	Set to 0.	R/W
b6	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is undefined.	_
b7	_			

Notes:

- 1. Only 0 can be written to the IR bit. (Do not write 1 to this bit.)
- 2. If the INTiPL bit in the INTEN register is set to 1 (both edges), set the POL bit to 0 (falling edge selected).
- 3. The IR bit may be set to 1 (interrupt requested) when the POL bit is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

Rewrite the interrupt control register when an interrupt request corresponding to the register is not generated. Refer to 11.8.5 Rewriting Interrupt Control Register.

11.3 Interrupt Control

The following describes enabling and disabling maskable interrupts and setting the acknowledgement priority. This description does not apply to non-maskable interrupts.

Use the I flag in the FLG register, IPL, and bits ILVL2 to ILVL0 in the corresponding interrupt control register to enable or disable a maskable interrupt. Whether an interrupt is requested or not is indicated by the IR bit in the corresponding interrupt control register.

11.3.1 I Flag

The I flag enables or disables maskable interrupts. Setting the I flag to 1 (enabled) enables maskable interrupts. Setting the I flag to 0 (disabled) disables all maskable interrupts.

11.3.2 IR Bit

The IR bit is set to 1 (interrupt requested) when an interrupt request is generated. After the interrupt request is acknowledged and the CPU branches to the corresponding interrupt vector, the IR bit is set to 0 (no interrupt requested).

The IR bit can be set to 0 by a program. Do not write 1 to this bit.

However, the IR bit operations of the timer RC interrupt, the synchronous serial communication unit interrupt the I²C bus interface interrupt, and the flash memory interrupt are different. Refer to 11.7 Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, Flash Memory Interrupt (Interrupts with Multiple Interrupt Request Sources), and Sensor Control Unit Interrupt (Interrupt with Single Interrupt Request Sources).

11.3.3 Bits ILVL2 to ILVL0, IPL

Interrupt priority levels can be set using bits ILVL2 to ILVL0.

Table 11.4 lists the Settings of Interrupt Priority Levels and Table 11.5 lists the Interrupt Priority Levels Enabled by IPL.

The following are the conditions when an interrupt is acknowledged:

- I flag = 1
- IR bit = 1
- Interrupt priority level > IPL

The I flag, IR bit, bits ILVL2 to ILVL0, and IPL are independent of each other. They do not affect one another.

Table 11.4 Settings of Interrupt Priority Levels

Bits ILVL2 to ILVL0	Interrupt Priority Level	Priority
000b	Level 0 (interrupt disabled)	_
001b	Level 1	Low
010b	Level 2	
011b	Level 3	
100b	Level 4	
101b	Level 5	
110b	Level 6	▼
111b	Level 7	High

Table 11.5 Interrupt Priority Levels Enabled by IPL

IPL	Enabled Interrupt Priority Level
000b	Interrupt level 1 and above
001b	Interrupt level 2 and above
010b	Interrupt level 3 and above
011b	Interrupt level 4 and above
100b	Interrupt level 5 and above
101b	Interrupt level 6 and above
110b	Interrupt level 7 and above
111b	All maskable interrupts are disabled

11.3.4 Interrupt Sequence

The following describes an interrupt sequence which is performed from when an interrupt request is acknowledged until the interrupt routine is executed.

When an interrupt request is generated while an instruction is being executed, the CPU determines its interrupt priority level after the instruction is completed. The CPU starts the interrupt sequence from the following cycle. However, for the SMOVB, SMOVF, SSTR, or RMPA instruction, if an interrupt request is generated while the instruction is being executed, the MCU suspends the instruction to start the interrupt sequence. The interrupt sequence is performed as indicated below.

Figure 11.3 shows the Time Required for Executing Interrupt Sequence.

- (1) The CPU obtains interrupt information (interrupt number and interrupt request level) by reading address 00000h. The IR bit for the corresponding interrupt is set to 0 (no interrupt requested). (2)
- (2) The FLG register is saved to a temporary register ⁽¹⁾ in the CPU immediately before entering the interrupt sequence.
- (3) The I, D and U flags in the FLG register are set as follows:
 - The I flag is set to 0 (interrupts disabled).
 - The D flag is set to 0 (single-step interrupt disabled).
 - The U flag is set to 0 (ISP selected).
 - However, the U flag does not change state if an INT instruction for software interrupt number 32 to 63 is executed.
- (4) The CPU internal temporary register (1) is saved on the stack.
- (5) The PC is saved on the stack.
- (6) The interrupt priority level of the acknowledged interrupt is set in the IPL.
- (7) The starting address of the interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, instructions are executed from the starting address of the interrupt routine.

Notes:

- 1. These registers cannot be accessed by the user.
- 2. Refer to 11.7 Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, Flash Memory Interrupt (Interrupts with Multiple Interrupt Request Sources), and Sensor Control Unit Interrupt (Interrupt with Single Interrupt Request Sources) for the IR bit operations of the timer RC Interrupt, Synchronous Serial Communication unit Interrupt, the I²C bus Interface Interrupt, Sensor Control Unit Interrupt, and Flash Memory interrupt.




Figure 11.3 Time Required for Executing Interrupt Sequence

11.3.5 Interrupt Response Time

Figure 11.4 shows the Interrupt Response Time. The interrupt response time is the period from when an interrupt request is generated until the first instruction in the interrupt routine is executed. The interrupt response time includes the period from when an interrupt request is generated until the currently executing instruction is completed (refer to (a) in Figure 11.4) and the period required for executing the interrupt sequence (20 cycles, refer to (b) in Figure 11.4).




Figure 11.4 Interrupt Response Time

11.3.6 IPL Change when Interrupt Request is Acknowledged

When a maskable interrupt request is acknowledged, the interrupt priority level of the acknowledged interrupt is set in the IPL.

When a software interrupt or special interrupt request is acknowledged, the level listed in Table 11.6 is set in the IPI

Table 11.6 lists the IPL Value When Software or Special Interrupt is Acknowledged.

Table 11.6 IPL Value When Software or Special Interrupt is Acknowledged

Interrupt Source without Interrupt Priority Level	Value Set in IPL
Watchdog timer, oscillation stop detection, voltage monitor 1, voltage monitor 2, address break	7
Software, address match, single-step	Not changed

11.3.7 Saving Registers

In the interrupt sequence, the FLG register and PC are saved on the stack.

After an extended 16 bits, 4 high-order bits in the PC and 4 high-order (IPL) and 8 low-order bits in the FLG register, are saved on the stack, the 16 low-order bits in the PC are saved.

Figure 11.5 shows the Stack State Before and After Acknowledgement of Interrupt Request.

The other necessary registers should be saved by a program at the beginning of the interrupt routine. The PUSHM instruction can save several registers in the register bank being currently used ⁽¹⁾ with a single instruction.

Note:

1. Selectable from registers R0, R1, R2, R3, A0, A1, SB, and FB.




Figure 11.5 Stack State Before and After Acknowledgement of Interrupt Request

The register saving operation, which is performed as part of the interrupt sequence, saved in 8 bits at a time in four steps.

Figure 11.6 shows the Register Saving Operation.




Figure 11.6 Register Saving Operation

11.3.8 Returning from Interrupt Routine

When the REIT instruction is executed at the end of an interrupt routine, the FLG register and PC, which have been saved on the stack, are automatically restored. The program, that was running before the interrupt request was acknowledged, starts running again.

Registers saved by a program in an interrupt routine should be saved using the POPM instruction or a similar instruction before executing the REIT instruction.

11.3.9 Interrupt Priority

If two or more interrupt requests are generated while a single instruction is being executed, the interrupt with the higher priority is acknowledged.

Set bits ILVL2 to ILVL0 to select any priority level for maskable interrupts (peripheral function). However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the higher priority interrupts acknowledged.

The priority of watchdog timer and other special interrupts is set by hardware.

Figure 11.7 shows the Hardware Interrupt Priority.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, the MCU executes the interrupt routine.




Figure 11.7 Hardware Interrupt Priority

11.3.10 Interrupt Priority Level Selection Circuit

The interrupt priority level selection circuit is used to select the highest priority interrupt. Figure 11.8 shows the Interrupt Priority Level Selection Circuit.




Figure 11.8 Interrupt Priority Level Selection Circuit

11.4 INT Interrupt

11.4.1 **INTi** Interrupt (i = 0 to 4)

The $\overline{\text{INTi}}$ interrupt is generated by an $\overline{\text{INTi}}$ input. To use the $\overline{\text{INTi}}$ interrupt, set the INTEN bit in the INTEN register is to 1 (enabled). The edge polarity is selected using the INTiPL bit in the INTEN register and the POL bit in the INTiIC register. The input pins used as the $\overline{\text{INT1}}$ to $\overline{\text{INT3}}$ input can be selected.

Also, inputs can be passed through a digital filter with three different sampling clocks.

The $\overline{\text{INT0}}$ pin is shared with the pulse output forced cutoff input of timer RC, and the external trigger input of timer RB. The $\overline{\text{INT2}}$ pin is shared with the event input enabled of timer RA.

Table 11.7 lists the Pin Configuration of INT Interrupt.

Table 11.7 Pin Configuration of INT Interrupt

Pin Name	Assigned Pin	I/O	Function
ĪNT0	P4_5	Input	INTO interrupt input, timer RB external trigger input, timer RC pulse output forced cutoff input
ĪNT1	P1_5, P1_7, or P2_0	Input	INT1 interrupt input
ĪNT2	P1_6, P6_0, or P6_6	Input	INT2 interrupt input, timer RA event input enabled
ĪNT3	P3_0, P3_3 or P6_7	Input	INT3 interrupt input
ĪNT4	P6_5	Input	INT4 interrupt input

11.4.2 INT Interrupt Input Pin Select Register (INTSR)

Address 018Eh Bit b6 b5 b4 b3 b2 b1 b0 h7 Symbol INT3SEL1 INT3SEL0 INT2SEL1 INT2SEL0 INT1SEL1 INT1SEL0 After Reset 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b1	INT1SEL0	INT1 pin select bit	b2 b1 0 0: P1_7 assigned	R/W
b2	INT1SEL1		0 1: P1_7 assigned 0 1: P1_5 assigned 1 0: P2_0 assigned	R/W
			1 1: Do not set.	
b3	_	Reserved bit	Set to 0.	R/W
b4	INT2SEL0	INT2 pin select bit	b5 b4	R/W
b5	INT2SEL1		0 0: P6_6 assigned 0 1: Do not set. 1 0: P6_0 assigned 1 1: P1_6 assigned	R/W
b6	INT3SEL0	INT3 pin select bit	b7 b6	R/W
b7	INT3SEL1	·	0 0: P3_3 assigned 0 1: Do not set. 1 0: P6_7 assigned 1 1: P3_0 assigned	R/W

The INTSR register selects which pin is assigned to the \overline{INTi} (i = 1 to 3) input. To use \overline{INTi} , set this register. Set the INTSR register before setting the \overline{INTi} associated registers. Also, do not change the setting values in this register during \overline{INTi} operation.

11.4.3 External Input Enable Register 0 (INTEN)

Address 01FAh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT3PL	INT3EN	INT2PL	INT2EN	INT1PL	INT1EN	INT0PL	INT0EN
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT0EN	INTO input enable bit	0: Disabled 1: Enabled	R/W
b1	INT0PL	INTO input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b2	INT1EN	INT1 input enable bit	0: Disabled 1: Enabled	R/W
b3	INT1PL	INT1 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b4	INT2EN	INT2 input enable bit	0: Disabled 1: Enabled	R/W
b5	INT2PL	INT2 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W
b6	INT3EN	INT3 input enable bit	0: Disabled 1: Enabled	R/W
b7	INT3PL	INT3 input polarity select bit (1, 2)	0: One edge 1: Both edges	R/W

Notes:

- 1. To set the INTiPL bit (i = 0 to 3) to 1 (both edges), set the POL bit in the INTiIC register to 0 (falling edge selected).
- 2. The IR bit in the INTIIC register may be set to 1 (interrupt requested) if the INTEN register is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

11.4.4 External Input Enable Register 1 (INTEN1)

Address 01FBh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	INT4PL	INT4EN
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT4EN	INT4 input enable bit	0: Disabled	R/W
		·	1: Enabled	
b1	INT4PL	INT4 input polarity select bit (1, 2)	0: One edge	R/W
		property of the second	1: Both edges	
b2	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

Notes:

- 1. To set the INT4PL bit to 1 (both edges), set the POL bit in the INT4IC register to 0 (falling edge selected).
- 2. The IR bit in the INT4IC register may be set to 1 (interrupt requested) if the INTEN1 register is rewritten. Refer to 11.8.4 Changing Interrupt Sources.

11.4.5 INT Input Filter Select Register 0 (INTF)

Address 01FCh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	INT3F1	INT3F0	INT2F1	INT2F0	INT1F1	INT1F0	INT0F1	INT0F0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	INT0F0 INT0F1	INTO input filter select bit	0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W R/W
b2 b3	INT1F0 INT1F1	INT1 input filter select bit	b3 b2 0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W R/W
b4 b5	INT2F0 INT2F1	INT2 input filter select bit	0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W R/W
b6 b7	INT3F0 INT3F1	INT3 input filter select bit	b7 b6 0 0: No filter 0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W R/W

11.4.6 INT Input Filter Select Register 1 (INTF1)

Address 01FDh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	INT4F1	INT4F0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	INT4F0	INT4 input filter select bit	61 b0 0 0: No filter	R/W
b1	INT4F1		0 1: Filter with f1 sampling	R/W
			1 0: Filter with f8 sampling	
			1 1: Filter with f32 sampling	
b2	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_
b3	_			
b4	_			
b5	_			
b6	_			
b7				

11.4.7 **INTi** Input Filter (i = 0 to 4)

The INTi input contains a digital filter. The sampling clock is selected using bits INTiF1 and INTiF0 in registers INTF and INTF1. The INTi level is sampled every sampling clock cycle and if the sampled input level matches three times, the IR bit in the INTiIC register is set to 1 (interrupt requested).

Figure 11.9 shows the INTi Input Filter Configuration. Figure 11.10 shows an Operating Example of INTi Input Filter.




Figure 11.9 INTi Input Filter Configuration




Figure 11.10 Operating Example of INTi Input Filter

11.5 Key Input Interrupt

A key input interrupt request is generated by one of the input edges of pins $\overline{K10}$ to $\overline{K13}$. The key input interrupt can be used as a key-on wake-up function to exit wait or stop mode.

The KIiEN (i = 0 to 3) bit in the KIEN register is be used to select whether or not the pins are used as the $\overline{\text{KIi}}$ input. The KIiPL bit in the KIEN register is also be used to select the input polarity.

When inputting "L" to the $\overline{\text{KIi}}$ pin, which sets the KIiPL bit to 0 (falling edge), the input to the other pins $\overline{\text{K10}}$ to $\overline{\text{K13}}$ is not detected as interrupts. When inputting "H" to the $\overline{\text{K1i}}$ pin, which sets the KIiPL bit to 1 (rising edge), the input to the other pins $\overline{\text{K10}}$ to $\overline{\text{K13}}$ is not also detected as interrupts.

Figure 11.11 shows a Block Diagram of Key Input Interrupt. Table 11.8 lists the Pin Configuration of Key Input Interrupt.




Figure 11.11 Block Diagram of Key Input Interrupt

Table 11.8 Pin Configuration of Key Input Interrupt

Pin Name	I/O	Function
KI0	Input	KI0 interrupt input
KI1	Input	KI1 interrupt input
KI2	Input	KI2 interrupt input
KI3	Input	KI3 interrupt input

11.5.1 Key Input Enable Register 0 (KIEN)

Address 01FEh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	KI3PL	KI3EN	KI2PL	KI2EN	KI1PL	KI1EN	KI0PL	KI0EN
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	KI0EN	KI0 input enable bit	0: Disabled 1: Enabled	R/W
b1	KI0PL	KI0 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b2	KI1EN	KI1 input enable bit	0: Disabled 1: Enabled	R/W
b3	KI1PL	KI1 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b4	KI2EN	KI2 input enable bit	0: Disabled 1: Enabled	R/W
b5	KI2PL	KI2 input polarity select bit	0: Falling edge 1: Rising edge	R/W
b6	KI3EN	KI3 input enable bit	0: Disabled 1: Enabled	R/W
b7	KI3PL	KI3 input polarity select bit	0: Falling edge 1: Rising edge	R/W

The IR bit in the KUPIC register may be set to 1 (interrupt requested) when the KIEN register is rewritten. Refer to **11.8.4 Changing Interrupt Sources**.

11.6 Address Match Interrupt

An address match interrupt request is generated immediately before execution of the instruction at the address indicated by the RMADi register (i = 0 or 1). This interrupt is used as a break function by the debugger. When the on-chip debugger is used, do not set an address match interrupt (registers AIER0, AIER1, RMAD0, and RMAD1, and fixed vector tables) in the user system.

Set the starting address of any instruction in the RMADi register (i = 0 or 1). The AIERi0 bit in the AIERi register can be used to select enable or disable the interrupt. The address match interrupt is not affected by the I flag and IPL.

The PC value (refer to 11.3.7 Saving Registers) which is saved on the stack when an address match interrupt request is acknowledged varies depending on the instruction at the address indicated by the RMADi register. (The appropriate return address is not saved on the stack.) When returning from the address match interrupt, follow one of the following means:

- Rewrite the contents of the stack and use the REIT instruction to return.
- Use an instruction such as POP to restore the stack to its previous state before the interrupt request was acknowledged. Then use a jump instruction to return.

Table 11.9 lists the PC Value Saved on Stack When Address Match Interrupt Request is Acknowledged. Table 11.10 lists the Correspondence Between Address Match Interrupt Sources and Associated Registers.

Table 11.9 PC Value Saved on Stack When Address Match Interrupt Request is Acknowledged

	Address Inc	dicated by F	RMADi Registe	er (i = 0 or 1)	PC Value Saved (1)
	with 2-byte or with 1-byte or #IMM8,dest #IMM8,dest #IMM8,dest #IMM8 #IMM8	peration coor SUB.B:S MOV.B:S STZX PUSHM JSRS	le ⁽²⁾ #IMM8,dest	STZ	#IMM8,dest #IMM8,dest dest	Address indicated by RMADi register + 2
Instructions	other than ab		Address indicated by RMADi register + 1			

Notes:

- 1. Refer to 11.3.7 Saving Registers.
- 2. Operation code: Refer to the R8C/Tiny Series Software Manual (REJ09B0001).

Chapter 4. Instruction Code/Number of Cycles contains diagrams showing operation code below each syntax. Operation code is shown in the bold frame in the diagrams.

Table 11.10 Correspondence Between Address Match Interrupt Sources and Associated Registers

Address Match Interrupt Source	Address Match Interrupt Enable Bit	Address Match Interrupt Register
Address match interrupt 0	AIER00	RMAD0
Address match interrupt 1	AIER10	RMAD1

11.6.1 Address Match Interrupt Enable Register i (AIERi) (i = 0 or 1)

Address 01C3h (AIER0), 01C7h (AIER1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	AIER00	AIER0 register
After Reset	0	0	0	0	0	0	0	0	-

Symbol	_	_	_	_	_	_	_	AIER10	AIER1 register
After Reset	0	0	0	0	0	0	0	0	•

Bit	Symbol	Bit Name	Function	R/W		
b0	AIERi0	Address match interrupt i enable bit	0: Disabled	R/W		
			1: Enabled			
b1	_	Nothing is assigned. If necessary, set t	Nothing is assigned. If necessary, set to 0. When read, the content is 0.			
b2	_					
b3	_					
b4	_					
b5	_					
b6	_					
b7	_					

11.6.2 Address Match Interrupt Register i (RMADi) (i = 0 or 1)

Address 01C2h to 01C0h (RMAD0), 01C6h to 01C4h (RMAD1)

Bit	b7	b6 [`]	b5	b4	b3	, b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Х	Х	Х	Х	Х

Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	X	X	X	X	X	X

Bit	b23	b22	b21	b20	b19	b18	b17	b16
Symbol	_	_	_	_	_	_	_	_
After Reset	0	0	0	0	Χ	Χ	Χ	Χ

Bit	Symbol	Function	Setting Range	R/W
b19 to b0		Address setting register for address match interrupt	00000h to FFFFFh	R/W
b20	_	Nothing is assigned. If necessary, set to 0. When read, the cont	ent is 0.	_
b21				
b22	_			
b23				

11.7 Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, Flash Memory Interrupt (Interrupts with Multiple Interrupt Request Sources), and Sensor Control Unit Interrupt (Interrupt with Single Interrupt Request Sources)

The timer RC interrupt, synchronous serial communication unit interrupt, I²C bus interface interrupt, and flash memory interrupt each have multiple interrupt request sources. An interrupt request is generated by the logical OR of several interrupt request sources and is reflected in the IR bit in the corresponding interrupt control register. Therefore, each of these peripheral functions has its own interrupt request source status register (status register) and interrupt request source enable register (enable register) to control the generation of interrupt requests (change of the IR bit in the interrupt control register).

The Sensor Control Unit interrupt has single interrupt request sources. An interrupt request is generated by the logical OR of several interrupt request sources and is reflected in the IR bit in the corresponding interrupt control register.

Therefore, Sensor Control Unit has its own interrupt request source status register (status register) and interrupt request source enable register (enable register) to control the generation of interrupt requests (change of the IR bit in the interrupt control register).

Table 11.11 lists the Registers Associated with Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, Sensor Control Unit Interrupt, Sensor Control Unit Interrupt, and Flash Memory Interrupt.

Table 11.11 Registers Associated with Timer RC Interrupt, Synchronous Serial Communication Unit Interrupt, I²C bus Interface Interrupt, Sensor Control Unit Interrupt, Sensor Control Unit Interrupt, and Flash Memory Interrupt

Peripheral Function	Status Register of	Enable Register of	Interrupt Control
Name	Interrupt Request Source	Interrupt Request Source	Register
Timer RC	TRCSR	TRCIER	TRCIC
Synchronous serial communication unit	SSiSR	SSIER	SSiUIC
I ² C bus interface	ICiSR	ICIIER	IICiIC
Sensor Control Unit	SIF	SCUIE	SCUIC
Flash memory	RDYSTI	RDYSTIE	FMRDYIC
	BSYAEI	BSYAEIE	
		CMDERIE	

i = 0 to 3

As with other maskable interrupts, the timer RC interrupt, synchronous serial communication unit interrupt, I²C bus interface interrupt, Sensor Control Unit Interrupt, and flash memory interrupt are controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, since each interrupt source is generated by a combination of multiple interrupt request sources, the following differences from other maskable interrupts apply:

- When bits in the enable register are set to 1 and the corresponding bits in the status register are set to 1 (interrupt enabled), the IR bit in the interrupt control register is set to 1 (interrupt requested).
- When either bits in the status register or the corresponding bits in the enable register, or both are set to 0, the IR bit is set to 0 (no interrupt requested).
 - That is, even if the interrupt is not acknowledged after the IR bit is set to 1, the interrupt request will not be retained.
 - Also, the IR bit is not set to 0 even if 0 is written to this bit.

set individual bits in the status register to 0.

- Individual bits in the status register are not automatically set to 0 even if the interrupt is acknowledged.

 The IR bit is also not automatically set to 0 when the interrupt is acknowledged.

 Set individual bits in the status register to 0 in the interrupt routine. Refer to the status register figure for how to
- When multiple bits in the enable register are set to 1 and other request sources are generated after the IR bit is set to 1, the IR bit remains 1.
- When multiple bits in the enable register are set to 1, use the status register to determine which request source causes an interrupt.

Refer to chapters of the individual peripheral functions (19. Timer RC, 24. Synchronous Serial Communication Unit (SSU_i (i = 0 to 3)), 25. I^2 C bus Interface (IIC_i (i = 0 to 3)), 27. Sensor Control Unit, and 28. Flash Memory) for the status register and enable register.

For the interrupt control register, refer to 11.3 Interrupt Control.

11.8 Notes on Interrupts

11.8.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the IR bit for the acknowledged interrupt is set to 0.

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

11.8.2 SP Setting

Set a value in the SP before an interrupt is acknowledged. The SP is set to 0000h after a reset. If an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

11.8.3 External Interrupt and Key Input Interrupt

Either the "L" level width or "H" level width shown in the Electrical Characteristics is required for the signal input to pins $\overline{INT0}$ to $\overline{INT4}$ and pins $\overline{KI0}$ to $\overline{KI3}$, regardless of the CPU clock.

For details, refer to Table 30.20 (VCC = 5 V), Table 30.26 (VCC = 3 V), Table 30.32 (VCC = 2.2 V) External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt KIi (i = 0 to 3).



11.8.4 Changing Interrupt Sources

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. To use an interrupt, set the IR bit to 0 (no interrupt requested) after changing interrupt sources. Changing interrupt sources as referred to here includes all factors that change the source, polarity, or timing of the interrupt assigned to a software interrupt number. Therefore, if a mode change of a peripheral function involves the source, polarity, or timing of an interrupt, set the IR bit to 0 (no interrupt requested) after making these changes. Refer to the descriptions of the individual peripheral functions for related interrupts. Figure 11.12 shows a Procedure Example for Changing Interrupt Sources.




Figure 11.12 Procedure Example for Changing Interrupt Sources

11.8.5 Rewriting Interrupt Control Register

(a) The contents of the interrupt control register can be rewritten only while no interrupt requests corresponding to that register are generated. If an interrupt request may be generated, disable the interrupt before rewriting the contents of the interrupt control register.

(b) When rewriting the contents of the interrupt control register after disabling the interrupt, be careful to choose appropriate instructions.

Changing any bit other than the IR bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt may be ignored. If this causes a problem, use one of the following instructions to rewrite the contents of the register: AND, OR, BCLR, and BSET.

Changing the IR bit

Depending on the instruction used, the IR bit may not be set to 0 (no interrupt requested). Use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, set the I flag as shown in the sample programs below. Refer to (b) regarding rewriting the contents of interrupt control registers using the sample programs.

Examples 1 to 3 shows how to prevent the I flag from being set to 1 (interrupts enabled) before the contents of the interrupt control register are rewritten for the effects of the internal bus and the instruction queue buffer.

Example 1: Use the NOP instructions to pause program until the interrupt control register is rewritten

INT_SWITCH1:

FCLR I ; Disable interrupts

AND.B #00H, 0056H; Set the TRAIC register to 00h

NOP ;

NOP

FSET I ; Enable interrupts

Example 2: Use a dummy read to delay the FSET instruction

INT_SWITCH2:

FCLR I ; Disable interrupts

AND.B #00H, 0056H ; Set the TRAIC register to 00h

MOV.W MEM, R0 ; <u>Dummy read</u> FSET I ; Enable interrupts

Example 3: Use the POPC instruction to change the I flag

INT_SWITCH3:

PUSHC FLG

FCLR I ; Disable interrupts

AND.B #00H, 0056H ; Set the TRAIC register to 00h

POPC FLG ; Enable interrupts

12. ID Code Areas

The ID code areas are used to implement a function that prevents the flash memory from being rewritten in standard serial I/O mode. This function prevents the flash memory from being read, rewritten, or erased.

12.1 Overview

The ID code areas are assigned to 0FFDFh, 0FFE3h, 0FFE8h, 0FFE9h, 0FFF7h, and 0FFF8h of the respective vector highest-order addresses of the fixed vector table. Figure 12.1 shows the ID Code Areas.




Figure 12.1 ID Code Areas

12.2 Functions

The ID code areas are used in standard serial I/O mode. Unless 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFh, the ID codes stored in the ID code areas and the ID codes sent from the serial programmer or the on-chip debugging emulator are checked to see if they match. If the ID codes match, the commands sent from the serial programmer or the on-chip debugging emulator are acknowledged. If the ID codes do not match, the commands are not acknowledged. To use the serial programmer or the on-chip debugging emulator, first write predetermined ID codes to the ID code areas.

If 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFFh, the ID codes are not checked and all commands are accepted.

The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

The character sequence of the ASCII codes "ALeRASE" is the reserved word used for the forced erase function. The character sequence of the ASCII codes "Protect" is the reserved word used for the standard serial I/O mode disabled function. Table 12.1 shows the ID Code Reserved Word. The reserved word is a set of reserved characters when all the addresses and data in the ID code storage addresses sequentially match Table 12.1. When the forced erase function or standard serial I/O mode disabled function is not used, use another character sequence of the ASCII codes.

Table 12.1 ID Code Reserved Word

ID Code Storage Address		ID Code Reserved Word (ASCII) (1)		
		ALeRASE	Protect	
0FFDFh	ID1	41h (upper-case "A")	50h (upper-case "P")	
0FFE3h	ID2	4Ch (upper-case "L")	72h (lower-case "r")	
0FFEBh	ID3	65h (lower-case "e")	6Fh (lower-case "o")	
0FFEFh	ID4	52h (upper-case "R")	74h (lower-case "t")	
0FFF3h	ID5	41h (upper-case "A")	65h (lower-case "e")	
0FFF7h	ID6	53h (upper-case "S")	63h (lower-case "c")	
0FFFBh	ID7	45h (upper-case "E")	74h (lower-case "t")	

Note:

1. Reserve word: A set of characters when all the addresses and data in the ID code storage addresses sequentially match Table 12.1.

12.3 Forced Erase Function

This function is used in standard serial I/O mode. When the ID codes sent from the serial programmer or the onchip debugging emulator are "ALeRASE" in ASCII code, the content of the user ROM area will be erased at once. However, if the contents of the ID code addresses are set to other than "ALeRASE" (other than **Table 12.1 ID Code Reserved Word**) when the ROMCR bit in the OFS register is set to 1 and the ROMCP1 bit is set to 0 (ROM code protect enabled), forced erasure is not executed and the ID codes are checked with the ID code check function. Table 12.2 lists the Conditions and Operations of Forced Erase Function.

Also, when the contents of the ID code addresses are set to "ALeRASE" in ASCII code, if the ID codes sent from the serial programmer or the on-chip debugging emulator are "ALeRASE", the content of the user ROM area will be erased. If the ID codes sent from the serial programmer are other than "ALeRASE", the ID codes do not match and no command is acknowledged, thus the user ROM area remains protected.

Table 12.2 Conditions and Operations of Forced Erase Function

ID code from serial programmer or the on-chip debugging emulator	ID code in ID code storage address	Bits ROMCP1 and ROMCR in OFS register	Operation
ALeRASE	ALeRASE	_	All erasure of user ROM
	Other than ALeRASE (1)	Other than 01b (ROM code protect disabled)	area (forced erase function)
		01b (ROM code protect enabled)	ID code check (ID code check function)
Other than ALeRASE	ALeRASE	_	ID code check (ID code check function. No ID code match.)
	Other than ALeRASE (1)	_	ID code check (ID code check function)

Note:

12.4 Standard Serial I/O Mode Disabled Function

This function is used in standard serial I/O mode. When the I/D codes in the ID code storage addresses are set to the reserved character sequence of the ASCII codes "Protect" (refer to **Table 12.1 ID Code Reserved Word**), communication with the serial programmer or the on-chip debugging emulator is not performed. This does not allow the flash memory to be read, rewritten, or erased using the serial programmer or the on-chip debugging emulator.

Also, if the ID codes are also set to the reserved character sequence of the ASCII codes "Protect" when the ROMCR bit in the OFS register is set to 1 and the ROMCP1 bit is set to 0 (ROM code protect enabled), ROM code protection cannot be disabled using the serial programmer or the on-chip debugging emulator. This prevents the flash memory from being read, rewritten, or erased using the serial programmer, the on-chip debugging emulator, or parallel programmer.

^{1.} For "Protect", refer to 12.4 Standard Serial I/O Mode Disabled Function.

12.5 Notes on ID Code Areas

12.5.1 Setting Example of ID Code Areas

The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

• To set 55h in all of the ID code areas

.org 00FFDCH

.lword dummy | (55000000h) ; UND .lword dummy | (55000000h) ; INTO .lword dummy ; BREAK

 $. lword \ dummy \ | \ (55000000h) \quad ; \ ADDRESS \ MATCH \\ . lword \ dummy \ | \ (55000000h) \quad ; \ SET \ SINGLE \ STEP$

.lword dummy | (55000000h) ; WDT

.lword dummy | (55000000h) ; ADDRESS BREAK

.lword dummy | (55000000h) ; RESERVE

(Programming formats vary depending on the compiler. Check the compiler manual.)

13. Option Function Select Area

13.1 Overview

The option function select area is used to select the MCU state after a reset, the function to prevent rewriting in parallel I/O mode, or the watchdog timer operation. The reset vector highest-order-address, 0FFFFh and 0FFDBh, are assigned as the option function select area. Figure 13.1 shows the Option Function Select Area.




Figure 13.1 Option Function Select Area

13.2 Registers

Registers OFS and OFS2 are used to select the MCU state after a reset, the function to prevent rewriting in parallel I/O mode, or the watchdog timer operation.

13.2.1 Option Function Select Register (OFS)

Address	0FFFFh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CSPROINI	LVDAS	VDSEL1	VDSEL0	ROMCP1	ROMCR	_	WDTON
After Reset			Į	Jser Settin	g Value (1)			

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	Watchdog timer automatically starts after reset Watchdog timer is stopped after reset	R/W
b1	_	Reserved bit	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	0: ROM code protect disabled 1: ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	ROM code protect enabled ROM code protect disabled	R/W
b4 b5	VDSEL0 VDSEL1	Voltage detection 0 level select bit (2)	0 0: 3.80 V selected (Vdet0_3) 0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0)	R/W R/W
b6	LVDAS	Voltage detection 0 circuit start bit (3)	Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset	R/W
b7	CSPROINI	Count source protection mode after reset select bit	O: Count source protect mode enabled after reset Count source protect mode disabled after reset	R/W

Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset and voltage monitor 0 reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset)

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.



13.2.2 Option Function Select Register 2 (OFS2)

Address 0FFDBh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	WDTRCS1	WDTRCS0	WDTUFS1	WDTUFS0
After Reset				User Se	ettng Value (1)		

Bit	Symbol	Bit Name	Function	R/W
b0 b1	WDTUFS0 WDTUFS1	Watchdog timer underflow period set bit	0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh	R/W R/W
b2 b3	WDTRCS0 WDTRCS1	Watchdog timer refresh acknowledgement period set bit	b3 b2 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100%	R/W R/W
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	_			

Note:

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS2 register. If the block including the OFS2 register is erased, the OFS2 register is set to FFh.

When blank products are shipped, the OFS2 register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS2 register is the value programmed by the user.

For a setting example of the OFS2 register, refer to 13.3.1 Setting Example of Option Function Select Area.

Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 14.3.1.1 Refresh Acknowledgment Period.

13.3 Notes on Option Function Select Area

13.3.1 Setting Example of Option Function Select Area

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

- To set FFh in the OFS register
 .org 00FFFCH
 .lword reset | (0FF000000h) ; RESET
 (Programming formats vary depending on the compiler. Check the compiler manual.)
- To set FFh in the OFS2 register
 .org 00FFDBH
 .byte 0FFh
 (Programming formats vary depending on the compiler. Check the compiler manual.)

14. Watchdog Timer

The watchdog timer is a function that detects when a program is out of control. Use of the watchdog timer is recommended to improve the reliability of the system.

14.1 Overview

The watchdog timer contains a 14-bit counter and allows selection of count source protection mode enable or disable.

Table 14.1 lists the Watchdog Timer Specifications.

Refer to **5.5 Watchdog Timer Reset** for details of the watchdog timer reset.

Figure 14.1 shows a Watchdog Timer Block Diagram.

Table 14.1 Watchdog Timer Specifications

Item	Count Source Protection Mode Disabled	Count Source Protection Mode Enabled		
Count source	CPU clock	Low-speed on-chip oscillator clock for the watchdog timer		
Count operation	Decrement			
Count start condition	Either of the following can be selected:After a reset, count starts automaticalCount starts by writing to the WDTS re	ly		
Count stop condition	Stop mode, wait mode	None		
Watchdog timer initialization conditions	Reset Write 00h and then FFh to the WDTR register (with acknowledgement period setting) (1) Underflow			
Operations at underflow	Watchdog timer interrupt or watchdog timer reset	Watchdog timer reset		
Selectable functions	register. • Count source protection mode Whether count source protection mod can be selected by the CSPROINI bit	cabled after a reset, it can be enabled or PR register (program). ter a reset FS register (flash memory). DTUFS1 in the OFS2 register. the watchdog timer		

Note:

1. Write the WDTR register during the count operation of the watchdog timer.




Figure 14.1 Watchdog Timer Block Diagram

14.2 Registers

14.2.1 Processor Mode Register 1 (PM1)

Address 0005h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	PM12	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	PM12	WDT interrupt/reset switch bit	0: Watchdog timer interrupt	R/W
			1: Watchdog timer reset (1)	
b3	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	_	Reserved bit	Set to 0.	R/W

Note:

1. The PM12 bit is set to 1 when 1 is written by a program (and remains unchanged even if 0 is written to it). This bit is automatically set to 1 when the CSPRO bit in the CSPR register is set to 1 (count source protection mode enabled).

Set the PRC1 bit in the PRCR register to 1 (write enabled) before rewriting the PM1 register.

14.2.2 Watchdog Timer Reset Register (WDTR)

Address 000Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	1
After Reset	X	X	X	X	X	X	X	X	_

Bit	Function	R/W
b7 to b0	Writing 00h and then FFh to this register initializes the watchdog timer.	W
	The initial value of the watchdog timer is specified by bits WDTUFS0 and WDTUF1 in the OFS2	
	register. (1)	

Note:

1. Write the WDTR register during the count operation of the watchdog timer.

14.2.3 Watchdog Timer Start Register (WDTS)

Address 000Eh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х

Bit	Function	R/W
b7 to b0	A write instruction to this register starts the watchdog timer.	W

14.2.4 Watchdog Timer Control Register (WDTC)

Address 000Fh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	WDTC7	_	_	_	_	_	_	_
After Reset	0	0	1	1	1	1	1	1

Bit	Symbol	Bit Name	Function	R/W				
b0	_	The following bits of the watchdog		R				
b1	_		/hen bits WDTUFS1 to WDTUFS0 in the OFS2 register are					
b2	_	00b (03FFh): b5 to b0		R				
b3	_	01b (0FFFh): b7 to b2						
b4	_		10b (1FFFh): b8 to b3					
b5	_	11b (3FFFh): b9 to b4						
b6	_	Reserved bit	When read, the content is 0.	R				
b7	WDTC7	Prescaler select bit	0: Divided-by-16 1: Divided-by-128	R/W				

14.2.5 Count Source Protection Mode Register (CSPR)

Address 001Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CSPRO	_	_	_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0
The above applies when the CSPROINI bit in the OFS register is set to 1.								
After Reset	1	0	0	0	0	0	0	0

The above applies when the CSPROINI bit in the OFS register is set to 0.

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	CSPRO	Count source protection mode select bit (1)	0: Count source protection mode disabled	R/W
			1: Count source protection mode enabled	

Note:

1. To set the CSPRO bit to 1, write 0 and then 1 to it. This bit cannot be set to 0 by a program. Disable interrupts and DTC activation between writing 0 and writing 1.

14.2.6 Option Function Select Register (OFS)

Address 0FFFFh Bit b6 b5 b0 b7 b4 b3 b2 b1 Symbol CSPROINI VDSEL1 VDSEL0 ROMCP1 ROMCR WDTON LVDAS After Reset User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	Watchdog timer automatically starts after reset Watchdog timer is stopped after reset	R/W
b1	_	Reserved bit	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	ROM code protect disabled ROMCP1 bit enabled	R/W
b3	ROMCP1	ROM code protect bit	ROM code protect enabled ROM code protect disabled	R/W
b4	VDSEL0	Voltage detection 0 level select bit (2)	b5 b4 0 0: 3.80 V selected (Vdet0 3)	R/W
b5	VDSEL1		0 1: 2.85 V selected (Vdet0_2) 1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0)	R/W
b6	LVDAS	Voltage detection 0 circuit start bit (3)	Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset	R/W
b7	CSPROINI	Count source protection mode after reset select bit	Count source protect mode enabled after reset Count source protect mode disabled after reset	R/W

Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset and voltage monitor 0 reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

14.2.7 Option Function Select Register 2 (OFS2)

 Address 0FFDBh

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 —
 WDTRCS1
 WDTRCS0
 WDTUFS1
 WDTUFS0

User Settng Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0 b1	WDTUFS0 WDTUFS1	Watchdog timer underflow period set bit	0 0: 03FFh 0 1: 0FFFh 1 0: 1FFFh 1 1: 3FFFh	R/W R/W
b2 b3	WDTRCS0 WDTRCS1	Watchdog timer refresh acknowledgement period set bit	b3 b2 0 0: 25% 0 1: 50% 1 0: 75% 1 1: 100%	R/W R/W
b4	_	Reserved bits	Set to 1.	R/W
b5	_			
b6	_			
b7	_			

Note:

After Reset

1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS2 register. If the block including the OFS2 register is erased, the OFS2 register is set to FFh.

When blank products are shipped, the OFS2 register is set to FFh. It is set to the written value after written by the user.

When factory-programming products are shipped, the value of the OFS2 register is the value programmed by the user.

For a setting example of the OFS2 register, refer to 13.3.1 Setting Example of Option Function Select Area.

Bits WDTRCS0 and WDTRCS1 (Watchdog Timer Refresh Acknowledgement Period Set Bit)

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh acknowledgement period for the watchdog timer can be selected.

For details, refer to 14.3.1.1 Refresh Acknowledgment Period.

14.3 Functional Description

14.3.1 Common Items for Multiple Modes

14.3.1.1 Refresh Acknowledgment Period

The period for acknowledging refreshment operation to the watchdog timer (write to the WDTR register) can be selected by bits WDTRCS0 and WDTRCS1 in the OFS2 register. Figure 14.2 shows the Refresh Acknowledgement Period for Watchdog Timer.

Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, a refresh operation executed during the refresh acknowledgement period is acknowledged. Any refresh operation executed during the period other than the above is processed as an incorrect write, and a watchdog timer interrupt or watchdog timer reset (selectable by the PM12 bit in the PM1 register) is generated.

Do not execute any refresh operation while the count operation of the watchdog timer is stopped.




Figure 14.2 Refresh Acknowledgement Period for Watchdog Timer

14.3.2 Count Source Protection Mode Disabled

The count source for the watchdog timer is the CPU clock when count source protection mode is disabled. Table 14.2 lists the Watchdog Timer Specifications (Count Source Protection Mode Disabled).

Table 14.2 Watchdog Timer Specifications (Count Source Protection Mode Disabled)

Item	Specification
Count source	CPU clock
Count operation	Decrement
Period	Division ratio of prescaler (n) × count value of watchdog timer (m) (1) CPU clock n: 16 or 128 (selected by the WDTC7 bit in the WDTC register), or 2 when
	selecting the low-speed clock (CM07 bit in CM0 register = 1)
	m: Value set by bits WDTUFS0 and WDTUFS1 in the OFS2 register
	Example:
	The period is approximately 13.1 ms when: - The CPU clock frequency is set to 20 MHz.
	- The CFO clock frequency is set to 20 Minz The prescaler is divided by 16.
	- Bits WDTUFS1 to WDTUFS0 are set to 11b (3FFFh).
Watchdog timer	• Reset
initialization conditions	Write 00h and then FFh to the WDTR register. (3)
	• Underflow
Count start conditions	The operation of the watchdog timer after a reset is selected by
	the WDTON bit ⁽²⁾ in the OFS register (address 0FFFFh).
	When the WDTON bit is set to 1 (watchdog timer is stopped after reset)
	The watchdog timer and prescaler are stopped after a reset and
	start counting when the WDTS register is written to.
	 When the WDTON bit is set to 0 (watchdog timer starts automatically after reset)
	The watchdog timer and prescaler start counting automatically after a reset.
Count stop condition	Stop mode, wait mode (Count resumes from the retained value after exiting.)
Operations at underflow	• When the PM12 bit in the PM1 register is set to 0
	Watchdog timer interrupt
	• When the PM12 bit in the PM1 register is set to 1
	Watchdog timer reset (refer to 5.5 Watchdog Timer Reset)

Notes:

- 1. The watchdog timer is initialized when 00h and then FFh is written to the WDTR register. The prescaler is initialized after a reset. This may cause some errors due to the prescaler during the watchdog timer period.
- 2. The WDTON bit cannot be changed by a program. To set this bit, write 0 to bit 0 of address 0FFFh with a flash programmer.
- 3. Write the WDTR register during the count operation of the watchdog timer.

14.3.3 Count Source Protection Mode Enabled

The count source for the watchdog timer is the low-speed on-chip oscillator clock for the watchdog timer when count source protection mode is enabled. If the CPU clock stops when a program is out of control, the clock can still be supplied to the watchdog timer.

Table 14.3 lists the Watchdog Timer Specifications (Count Source Protection Mode Enabled).

Table 14.3 Watchdog Timer Specifications (Count Source Protection Mode Enabled)

Item	Specification
Count source	Low-speed on-chip oscillator clock
Count operation	Decrement
Period	Count value of watchdog timer (m)
	Low-speed on-chip oscillator clock for the watchdog timer
	m: Value set by bits WDTUFS0 and WDTUFS1 in the OFS2 register
	Example:
	The period is approximately 8.2 ms when:
	- The on-chip oscillator clock for the watchdog timer is set to 125 kHz.
	- Bits WDTUFS1 to WDTUFS0 are set to 00b (03FFh).
Watchdog timer	• Reset
initialization conditions	Write 00h and then FFh to the WDTR register (3)
	• Underflow
Count start conditions	The operation of the watchdog timer after a reset is selected by
	the WDTON bit ⁽¹⁾ in the OFS register (address 0FFFFh).
	When the WDTON bit is set to 1 (watchdog timer is stopped after reset)
	The watchdog timer and prescaler are stopped after a reset and
	start counting when the WDTS register is written to.
	When the WDTON bit is set to 0 (watchdog timer starts automatically after reset)
	The watchdog timer and prescaler start counting automatically after a reset.
Count stop condition	None (Count does not stop even in wait mode and stop mode once it starts)
Operation at underflow	Watchdog timer reset (refer to 5.5 Watchdog Timer Reset)
Registers, bits	When the CSPPRO bit in the CSPR register is set to 1 (count source)
	protection mode enabled) (2), the following are set automatically:
	- The low-speed on-chip oscillator for the watchdog timer is on.
	- The PM12 bit in the PM1 register is set to 1 (watchdog timer reset when the
	watchdog timer underflows).

Notes:

- 1. The WDTON bit cannot be changed by a program. To set this bit, write 0 to bit 0 of address 0FFFFh with a flash programmer.
- 2. Even if 0 is written to the CSPROINI bit in the OFS register, the CSPRO bit is set to 1. The CSPROINI bit cannot be changed by a program. To set this bit, write 0 to bit 7 of address 0FFFFh with a flash programmer.
- 3. Write the WDTR register during the count operation of the watchdog timer.

15. DTC

The DTC (data transfer controller) is a function that transfers data between the SFR and on-chip memory without using the CPU. This chip incorporates one DTC channel. The DTC is activated by a peripheral function interrupt to perform data transfers. The DTC and CPU use the same bus, and the DTC takes priority over the CPU in using the bus. To control DTC data transfers, control data comprised of a transfer source address, a transfer destination address, and operating modes are allocated in the DTC control data area. Each time the DTC is activated, the DTC reads control

15.1 Overview

data to perform data transfers.

Table 15.1 shows the DTC Specifications.

Table 15.1 DTC Specifications

Item		Specification		
Activation sources		32 sources		
Allocatable control data		24 sets		
Address space which can be t	ransferred	64 Kbytes (00000h to 0FFFFh)		
Maximum number of transfer	Normal mode	256 times		
times	Repeat mode	255 times		
Maximum size of block to be	Normal mode	256 bytes		
transferred	Repeat mode	255 bytes		
Unit of transfers	•	Byte		
Transfer mode	Normal mode	Transfers end on completion of the transfer causing the DTCCTj register value to change from 1 to 0.		
	Repeat mode	On completion of the transfer causing the DTCCTj register value to change from 1 to 0, the repeat area address is initialized and the DTRLDj register value is reloaded to the DTCCTj register to continue transfers.		
Address control	Normal mode	Fixed or incremented		
Repeat mode		Addresses of the area not selected as the repeat area are fixed or incremented.		
Priority of activation sources		Refer to Table 15.5 DTC Activation Sources and DTC Vector Addresses.		
Interrupt request	Normal mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer.		
	Repeat mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the transfer.		
Transfer start		When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated.		
Transfer stop	Normal mode	 When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed. 		
	Repeat mode	When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled).		

i = 0 to 6, j = 0 to 23




Figure 15.1 DTC Block Diagram

15.2 Registers

When the DTC is activated, control data (DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj, j=0 to 23) allocated in the control data area is read, and then transferred to the control registers (DTCCR, DTBLS, DTCCT, DTRLD, DTSAR, and DTDAR) in the DTC. On completion of the DTC data transfer, the contents of the DTC control registers are written back to the control data area.

Each DTCCR, DTBLS, DTCCT, DTRLD, DTSAR, and DTDAR register cannot be directly read or written to. DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj are allocated as control data at addresses from 2C40h to 2CFFh in the DTC control data area, and can be directly accessed. Also, registers DTCTL and DTCENi (i = 0 to 6) can be directly accessed.

15.2.1 DTC Control Register j (DTCCRj) (j = 0 to 23)

Address Refer to Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	RPTINT	CHNE	DAMOD	SAMOD	RPTSEL	MODE	
After Reset	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	

Bit	Symbol	Bit Name	Function	R/W
b0	MODE	Transfer mode select bit	0: Normal mode 1: Repeat mode	R/W
b1	RPTSEL	Repeat area select bit (1)	Transfer destination is the repeat area Transfer source is the repeat area	R/W
b2	SAMOD	Source address control bit (2)	0: Fixed 1: Incremented	R/W
b3	DAMOD	Destination address control bit (2)	0: Fixed 1: Incremented	R/W
b4	CHNE	Chain transfer enable bit (3)	Chain transfers disabled Chain transfers enabled	R/W
b5	RPTINT	Repeat mode interrupt enable bit ⁽¹⁾	O: Interrupt generation disabled I: Interrupt generation enabled	R/W
b6	_	Reserved bits	Set to 0.	R/W
b7	_			

Notes:

- 1. This bit is valid when the MODE bit is 1 (repeat mode).
- 2. Settings of bits SAMOD and DAMOD are invalid for the repeat area.
- 3. Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).

15.2.2 DTC Block Size Register j (DTBLSj) (j = 0 to 23)

Address Refer to Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Х	Х	Х	Х	X

Ī	Bit	Function	Setting Range	R/W
Ĭ	b7 to b0	These bits specify the size of the data block to be transferred by one	00h to FFh (1)	R/W
		activation.		

Note:

1. When the DTBLS register is set to 00h, the block size is 256 bytes.

15.2.3 DTC Transfer Count Register j (DTCCTj) (j = 0 to 23)

Address Refer to Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Х	Х	Х	Х	Χ

Bit	Function	Setting Range	R/W
b7 to b0	These bits specify the number of times of DTC data transfers.	00h to FFh (1)	R/W

Note:

1. When the DTCCT register is set to 00h, the number of transfer times is 256. Each time the DTC is activated, the DTCCT register is decremented by 1.

15.2.4 DTC Transfer Count Reload Register j (DTRLDj) (j = 0 to 23)

Address Refer to Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Х	Х	Х	Х	Х	X	Х

Bit	Function	Setting Range	R/W
b7 to b0	This register value is reloaded to the DTCCT register in repeat mode.	00h to FFh (1)	R/W

Note:

15.2.5 DTC Source Address Register j (DTSARj) (j = 0 to 23)

Address Refer to Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Х	Х	Х	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Χ	Х	Х	Х	Х

Bit	Function	Setting Range	R/W
b15 to b0	These bits specify a transfer source address for data transfer.	0000h to FFFFh	R/W

15.2.6 DTC Destination Address Register j (DTDARj) (j = 0 to 23)

Address Refer to Table 15.4 Control Data Allocation Addresses.

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	
After Reset	Х	Х	Х	Х	Х	Х	Х	X
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Χ	Х	Χ	Χ	Χ	Χ	X

1	Bit	Function	Setting Range	R/W
1	b15 to b0	These bits specify a transfer destination address for data transfer.	0000h to FFFFh	R/W

^{1.} Set the initial value for the DTCCT register.

15.2.7 DTC Activation Enable Register i (DTCENi) (i = 0 to 6)

Address 0088h (DTCEN0), 0089h (DTCEN1), 008Ah (DTCEN2), 008Bh (DTCEN3), 008Ch (DTCEN4), 008Dh (DTCEN5), 008Eh (DTCEN6)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DTCENi7	DTCENi6	DTCENi5	DTCENi4	DTCENi3	DTCENi2	DTCENi1	DTCENi0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	DTCENi0	DTC activation enable bit (1)	0: Activation disabled	R/W
b1	DTCENi1		1: Activation enabled	R/W
b2	DTCENi2			R/W
b3	DTCENi3			R/W
b4	DTCENi4			R/W
b5	DTCENi5			R/W
b6	DTCENi6			R/W
b7	DTCENi7			R/W

i = 0 to 6

Note:

The DTCENi registers enable/disable DTC activation by interrupt sources. Table 15.2 shows Correspondences between Bits DTCENi0 to DTCENi7 (i = 0 to 6) and Interrupt Sources.

Table 15.2 Correspondences between Bits DTCENi0 to DTCENi7 (i = 0 to 6) and Interrupt Sources

Register	DTCENi7 Bit	DTCENi6 Bit	DTCENi5 Bit	DTCENi4 Bit	DTCENi3 Bit	DTCENi2 Bit	DTCENi1 Bit	DTCENi0 Bit
DTCEN0	ĪNT0	ĪNT1	ĪNT2	ĪNT3	ĪNT4	_	_	_
DTCEN1	Key input	A/D	UART0	UART0	UART1	UART1	UART2	UART2
DICENT		conversion	reception	transmission	reception	transmission	reception	transmission
DTCEN2	SSU_0/IIC_0 bus receive data full	SSU_0/IIC_0 bus transmit data empty	Voltage Monitor 2	Voltage Monitor 1	Sensor control unit	_	Timer RC input- capture/ compare- match A	Timer RC input- capture/ compare- match B
DTCEN3	Timer RC input- capture/ compare- match C	Timer RC input- capture/ compare- match D	ı	_	_	_	ı	_
DTCEN4	_	_	SSU_1/IIC_1 bus receive data full	SSU_1/IIC_1 bus transmit data empty	SSU_2/IIC_2 bus receive data full	SSU_2/IIC_2 bus transmit data empty	SSU_3/IIC_3 bus receive data full	SSU_3/IIC_3 bus transmit data empty
DTCEN5	_	_	Timer RE	_	_	_	_	_
DTCEN6	_	Timer RA	_	Timer RB	Flash ready status	_	_	_

^{1.} For the operation of this bit, refer to 15.3.7 Interrupt Sources.

15.2.8 DTC Activation Control Register (DTCTL)

Address 0080h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	NMIF	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bit	Set to 0.	R/W
b1		Non-maskable interrupt generation bit (1)	Non-maskable interrupts not generated Non-maskable interrupts generated	R/W
b2	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	_
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

Note:

1. This bit is set to 0 when the read result is 1 and 0 is written to the same bit. This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. This bit remains unchanged if 1 is written to it.

The DTCTL register controls DTC activation when a non-maskable interrupt (an interrupt by the watchdog timer, oscillation stop detection, voltage monitor 1, or voltage monitor 2) is generated.

NMIF Bit (Non-Maskable Interrupt Generation Bit)

The NMIF bit is set to 1 when a watchdog timer interrupt, an oscillation stop detection interrupt, a voltage monitor 1 interrupt, or a voltage monitor 2 interrupt is generated.

When the NMIF bit is 1, the DTC is not activated even if the interrupt which enables DTC activation is generated. If the NMIF bit is changed to 1 during DTC transfer, the transfer is continued until it is completed.

When an interrupt source is the watchdog timer, wait for the following cycles before writing 0 to the NMIF bit: If the WDTC7 bit in the WDTC register is set to 0 (divide-by-16 using the prescaler), wait for 16 cycles of the CPU clock after the interrupt source is generated.

If the WDTC7 bit is set to 1 (divide-by-128 using the prescaler), wait for 128 cycles of the CPU clock after the interrupt source is generated.

When an interrupt source is oscillation stop detection, set to the OCD1 bit in the OCD register to 0 (oscillation stop detection interrupt disabled) before writing 0 to the NMIF bit.

15.3 Function Description

15.3.1 Overview

When the DTC is activated, control data is read from the DTC control data area to perform data transfers and control data after data transfer is written back to the DTC control data area. Twenty-four sets of control data can be stored in the DTC control data area, which allows 24 types of data transfers to be performed.

There are two transfer modes: normal mode and repeat mode. When the CHNE bit in the DTCCRj (j = 0 to 23) register is set to 1 (chain transfers enabled), multiple control data is read and data transfers are continuously performed by one activation source (chain transfers).

A transfer source address is specified by the 16-bit register DTSARj, and a transfer destination address is specified by the 16-bit register DTDARj. The values in the registers DTSARj and DTDARj are separately fixed or incremented according to the control data on completion of the data transfer.

15.3.2 Activation Sources

The DTC is activated by an interrupt source. Figure 15.2 is a Block Diagram Showing Control of DTC Activation Sources.

The interrupt sources to activate the DTC are selected with the DTCENi (i = 0 to 6) registers.

The DTC sets 0 (activation disabled) to the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi register during operation when the setting of data transfer (the first transfer in chain transfers) is either of the following:

- Transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- Transfer causing the DTCCTj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

If the data transfer setting is not either of the above and the activation source is an interrupt source for timer RC, or the flash memory, the DTC sets 0 to the interrupt source flag corresponding to the activation source during operation.

Table 15.3 shows the DTC Activation Sources and Interrupt Source Flags for Setting to 0 during DTC Operation.

If multiple activation sources are simultaneously generated, the DTC activation will be performed according to the DTC activation source priority.

If multiple activation sources are simultaneously generated on completion of DTC operation, the next transfer will be performed according to the priority.

DTC activation is not affected by the I flag or interrupt control register, unlike with interrupt request operation. Therefore, even if interrupt requests cannot be acknowledged because interrupts are disabled, DTC activation requests can be acknowledged. The IR bit in the interrupt control register does not change even when an interrupt source to enable DTC activation is generated.




Figure 15.2 Block Diagram Showing Control of DTC Activation Sources

Table 15.3 DTC Activation Sources and Interrupt Source Flags for Setting to 0 during DTC Operation

DTC activation source generation	Interrupt Source Flag for Setting to 0
Timer RC input-capture/compare-match A	IMFA bit in TRCSR register
Timer RC input-capture/compare-match B	IMFB bit in TRCSR register
Timer RC input-capture/compare-match C	IMFC bit in TRCSR register
Timer RC input-capture/compare-match D	IMFD bit in TRCSR register
Flash ready status	RDYSTI bit in FST register

15.3.3 Control Data Allocation and DTC Vector Table

Control data is allocated in the order: Registers DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj $(j=0\ to\ 23)$. Table 15.4 shows the Control Data Allocation Addresses.

Table 15.4 Control Data Allocation Addresses

Register Symbol	Control Data No.	Address	DTCCRj Register	DTBLSj Register	DTCCTj Register	DTRLDj Register	DTSARj Register (Lower 8 Bits)	DTSARj Register (Higher 8 Bits)	DTDARj Register (Lower 8 Bits)	DTDARj Register (Higher 8 Bits)
DTCD0	Control Data 0	2C40h to 2C47h	2C40h	2C41h	2C42h	2C43h	2C44h	2C45h	2C46h	2C47h
DTCD1	Control Data 1	2C48h to 2C4Fh	2C48h	2C49h	2C4Ah	2C4Bh	2C4Ch	2C4Dh	2C4Eh	2C4Fh
DTCD2	Control Data 2	2C50h to 2C57h	2C50h	2C51h	2C52h	2C53h	2C54h	2C55h	2C56h	2C57h
DTCD3	Control Data 3	2C58h to 2C5Fh	2C58h	2C59h	2C5Ah	2C5Bh	2C5Ch	2C5Dh	2C5Eh	2C5Fh
DTCD4	Control Data 4	2C60h to 2C67h	2C60h	2C61h	2C62h	2C63h	2C64h	2C65h	2C66h	2C67h
DTCD5	Control Data 5	2C68h to 2C6Fh	2C68h	2C69h	2C6Ah	2C6Bh	2C6Ch	2C6Dh	2C6Eh	2C6Fh
DTCD6	Control Data 6	2C70h to 2C77h	2C70h	2C71h	2C72h	2C73h	2C74h	2C75h	2C76h	2C77h
DTCD7	Control Data 7	2C78h to 2C7Fh	2C78h	2C79h	2C7Ah	2C7Bh	2C7Ch	2C7Dh	2C7Eh	2C7Fh
DTCD8	Control Data 8	2C80h to 2C87h	2C80h	2C81h	2C82h	2C83h	2C84h	2C85h	2C86h	2C87h
DTCD9	Control Data 9	2C88h to 2C8Fh	2C88h	2C89h	2C8Ah	2C8Bh	2C8Ch	2C8Dh	2C8Eh	2C8Fh
DTCD10	Control Data 10	2C90h to 2C97h	2C90h	2C91h	2C92h	2C93h	2C94h	2C95h	2C96h	2C97h
DTCD11	Control Data 11	2C98h to 2C9Fh	2C98h	2C99h	2C9Ah	2C9Bh	2C9Ch	2C9Dh	2C9Eh	2C9Fh
DTCD12	Control Data 12	2CA0h to 2CA7h	2CA0h	2CA1h	2CA2h	2CA3h	2CA4h	2CA5h	2CA6h	2CA7h
DTCD13	Control Data 13	2CA8h to 2CAFh	2CA8h	2CA9h	2CAAh	2CABh	2CACh	2CADh	2CAEh	2CAFh
DTCD14	Control Data 14	2CB0h to 2CB7h	2CB0h	2CB1h	2CB2h	2CB3h	2CB4h	2CB5h	2CB6h	2CB7h
DTCD15	Control Data 15	2CB8h to 2CBFh	2CB8h	2CB9h	2CBAh	2CBBh	2CBCh	2CBDh	2CBEh	2CBFh
DTCD16	Control Data 16	2CC0h to 2CC7h	2CC0h	2CC1h	2CC2h	2CC3h	2CC4h	2CC5h	2CC6h	2CC7h
DTCD17	Control Data 17	2CC8h to 2CCFh	2CC8h	2CC9h	2CCAh	2CCBh	2CCCh	2CCDh	2CCEh	2CCFh
DTCD18	Control Data 18	2CD0h to 2CD7h	2CD0h	2CD1h	2CD2h	2CD3h	2CD4h	2CD5h	2CD6h	2CD7h
DTCD19	Control Data 19	2CD8h to 2CDFh	2CD8h	2CD9h	2CDAh	2CDBh	2CDCh	2CDDh	2CDEh	2CDFh
DTCD20	Control Data 20	2CE0h to 2CE7h	2CE0h	2CE1h	2CE2h	2CE3h	2CE4h	2CE5h	2CE6h	2CE7h
DTCD21	Control Data 21	2CE8h to 2CEFh	2CE8h	2CE9h	2CEAh	2CEBh	2CECh	2CEDh	2CEEh	2CEFh
DTCD22	Control Data 22	2CF0h to 2CF7h	2CF0h	2CF1h	2CF2h	2CF3h	2CF4h	2CF5h	2CF6h	2CF7h
DTCD23	Control Data 23	2CF8h to 2CFFh	2CF8h	2CF9h	2CFAh	2CFBh	2CFCh	2CFDh	2CFEh	2CFFh

j = 0 to 23

When the DTC is activated, one control data is selected according to the data read from the vector table which has been assigned to each activation source, and the selected control data is read from the DTC control data area.

Table 15.5 shows the DTC Activation Sources and DTC Vector Addresses. A one-byte vector table area is assigned to each activation source and one value from 00000000b to 00010111b (control data numbers in Table 15.4) is stored in each area to select one of the 24 control data sets.

Figures 15.3 to 15.7 show the DTC Internal Operation Flowchart.

Table 15.5 DTC Activation Sources and DTC Vector Addresses

Interrupt Request Source	Interrupt Name	Source No.	DTC Vector Address	Priority
External input	ĪNT0	0	2C00h	High
	ĪNT1	1	2C01h	1 ▲
	ĪNT2	2	2C02h	1 T
	ĪNT3	3	2C03h	†
	ĪNT4	4	2C04h	1
Key input	Key input	8	2C08h	1
A/D	A/D conversion	9	2C09h	
UART0	UART0 reception	10	2C0Ah	1
	UART0 transmission	11	2C0Bh	1
UART1	UART1 reception	12	2C0Ch	1
	UART1 transmission	13	2C0Dh	1
UART2	UART2 reception	14	2C0Eh	1
	UART2 transmission	15	2C0Fh	1
SSU_0/IIC_0	Receive data full	16	2C10h	
	Transmit data empty	17	2C11h	1
Voltage detection circuit	Voltage monitor 2	18	2C12h	1
	Voltage monitor 1	19	2C13h	†
Sensor control unit	Data transfer request	20	2C14h	
Timer RC	Input-capture/compare-match A	22	2C16h	
	Input-capture/compare-match B	23	2C17h	1
	Input-capture/compare-match C	24	2C18h	†
	Input-capture/compare-match D	25	2C19h	†
SSU_1/IIC_1	Receive data full	34	2C22h	
	Transmit data empty	35	2C23h	1
SSU_2/IIC_2	Receive data full	36	2C24h	
	Transmit data empty	37	2C25h	†
SSU_3/IIC_3	Receive data full	38	2C26h	
	Transmit data empty	39	2C27h	†
Timer RE	Timer RE	42	2C2Ah	1
Timer RA	Timer RA	49	2C31h	1
Timer RB	Timer RB	51	2C33h	▼
Flash memory	Flash ready status	52	2C34h	Low




Figure 15.3 DTC Internal Operation Flowchart When DTC Activation Source is not SSU_i/IIC_i (i = 0 to 3), Timer RC, or Flash Memory Interrupt Source




Figure 15.4 DTC Internal Operation Flowchart When DTC Activation Source is Timer RC Interrupt Source




Figure 15.5 DTC Internal Operation Flowchart When DTC Activation Source is SSU_i/IIC_i (i = 0 to 3) Receive Data Full




Figure 15.6 DTC Internal Operation Flowchart When DTC Activation Source is SSU_i/IIC_i (i = 0 to 3) Transmit Data Empty




Figure 15.7 DTC Internal Operation Flowchart When DTC Activation Source is Flash ready status

15.3.4 Normal Mode

One to 256 bytes of data are transferred by one activation. The number of transfer times can be 1 to 256. When the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 is performed, an interrupt request for the CPU is generated during DTC operation.

Table 15.6 shows Register Functions in Normal Mode.

Figure 15.8 shows Data Transfers in Normal Mode.

Table 15.6 Register Functions in Normal Mode

Register	Symbol	Function
DTC block size register j	DTBLSj	Size of the data block to be transferred by one activation
DTC transfer count register j	DTCCTj	Number of times of data transfers
DTC transfer count reload register j	DTRLDj	Not used
DTC source address register j	DTSARj	Data transfer source address
DTC destination address register j	DTDARj	Data transfer destination address

j = 0 to 23




Figure 15.8 Data Transfers in Normal Mode

15.3.5 Repeat Mode

One to 255 bytes of data are transferred by one activation. Either of the transfer source or destination should be specified as the repeat area. The number of transfer times can be 1 to 255. On completion of the specified number of transfer times, the DTCCTj (i =0 to 23) register and the address specified for the repeat area are initialized to continue transfers. When the data transfer causing the DTCCTj register value to change to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), an interrupt request for the CPU is generated during DTC operation.

The lower 8 bits of the initial value for the repeat area address must be 00h. The size of data to be transferred must be set to 255 bytes or less before the specified number of transfer times is completed.

Table 15.7 shows Register Functions in Repeat Mode. Figure 15.9 shows Data Transfers in Repeat Mode.

Table 15.7 Register Functions in Repeat Mode

Register	Symbol	Function
DTC block size register j	DTBLSj	Size of the data block to be transferred by one activation
DTC transfer count register j	DTCCTj	Number of times of data transfers
DTC transfer count reload register j	DTRLDj	This register value is reloaded to the DTCCT register (Data transfer count is initialized)
DTC source address register j	DTSARj	Data transfer source address
DTC destination address register j	DTDARj	Data transfer destination address

j = 0 to 23




Figure 15.9 Data Transfers in Repeat Mode

15.3.6 Chain Transfers

When the CHNE bit in the DTCCRj (j = 0 to 22) register is 1 (chain transfers enabled), multiple data transfers can be continuously performed by one activation source. Figure 15.10 shows a Flow of Chain Transfers. When the DTC is activated, one control data is selected according to the data read from the DTC vector address corresponding to the activation source, and the selected control data is read from the DTC control data area. When the CHNE bit for the control data is 1 (chain transfers enabled), the next control data immediately following the current control data is read and transferred after the current transfer is completed. This operation is repeated until the data transfer with the control data for which the CHNE bit is 0 (chain transfers disabled) is completed.

Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).




Figure 15.10 Flow of Chain Transfers

15.3.7 Interrupt Sources

When the data transfer causing the DTCCTj (j=0 to 23) register value to change to 0 is performed in normal mode, and when the data transfer causing the DTCCTj register value to change to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode, the interrupt request corresponding to the activation source is generated for the CPU during DTC operation. However, no interrupt request is generated for the CPU when the activation source is SSU/I 2 C bus transmit data empty or flash ready status.

Interrupt requests for the CPU are affected by the I flag or interrupt control register. In chain transfers, whether the interrupt request is generated or not is determined either by the number of transfer times specified for the first type of the transfer or the RPTINT bit. When an interrupt request is generated for the CPU, the bit among bits DTCENi0 to DTCENi7 in the DTCENi (i = 0 to 6) registers corresponding to the activation source are set to 0 (activation disabled).

15.3.8 Operation Timings

The DTC requires five clock cycles to read control data allocated in the DTC control data area. The number of clock cycles required to write back control data differs depending on the control data settings.

Figure 15.11 shows an Example of DTC Operation Timings and Figure 15.12 shows an Example of DTC Operation Timings in Chain Transfers.

Table 15.8 shows the Specifications of Control Data Write-Back Operation.




Figure 15.11 Example of DTC Operation Timings




Figure 15.12 Example of DTC Operation Timings in Chain Transfers

Table 15.8 Specifications of Control Data Write-Back Operation

Bits b3 to b0 in	Operating	Address	Control	С	ontrol Data to	be Written Bac	k	Number of
DTCCR Register	Mode	Source	Destination	DTCCTj Register	DTRLDj Register	DTSARj Register	DTDARj Register	Clock Cycles
00X0b		Fixed	Fixed	Written back	Written back	Not written back	Not written back	1
01X0b	Normal mode	Incremented	Fixed	Written back	Written back	Written back	Not written back	2
10X0b	mode	Fixed	Incremented	Written back	Written back	Not written back	Written back	2
11X0b		Incremented	Incremented	Written back	Written back	Written back	Written back	3
0X11b		Repeat area	Fixed	Written back	Written back	Written back	Not written back	2
1X11b	Repeat		Incremented	Written back	Written back	Written back	Written back	3
X001b	mode	Fixed	Repeat area	Written back	Written back	Not written back	Written back	2
X101b		Incremented		Written back	Written back	Written back	Written back	3

j = 0 to 23 X: 0 or 1

15.3.9 Number of DTC Execution Cycles

Table 15.9 shows the Operations Following DTC Activation and Required Number of Cycles for each operation.

Table 15.10 shows the Number of Clock Cycles Required for Data Transfers.

Table 15.9 Operations Following DTC Activation and Required Number of Cycles

1	Vector Read	Contro	ol Data	Data Read	Data Write	Internal Operation	
		Read	Write-back	Dala Neau	Data Wille		
1	1	5 (Note 2)		(Note 1)	(Note 1)	1	

Notes:

- For the number of clock cycles required for data read/write, refer to Table 15.10 Number of Clock Cycles Required for Data Transfers.
- 2. For the number of clock cycles required for control data write-back, see **Table 15.8 Specifications of Control Data Write-Back Operation**.

Data is transferred as described below, when the DTBLSj (j = 0 to 23) register = N,

- (1) When N = 2n (even), two-byte transfers are performed n times.
- (2) When N = 2n + 1 (odd), two-byte transfers are performed n times followed by one time of one-byte transfer.

Table 15.10 Number of Clock Cycles Required for Data Transfers

Operation	Unit of	(Durin	al RAM g DTC sfers)	Internal ROM	Internal ROM	SFR (Word Access)		SFR (Byte	SFR (DTC control data area)	
	Transfers	Even Address	Odd Address	(Program ROM)	(Data flash)	Even Address	Odd Address	Access)	Even Address	Odd Address
Data read	1-byte SK1	1		1	2	2	2	2	1	
Data lead	2-byte SK2	1	2	2	4	2	4	4	1	2
Data write	1-byte SL1	1	1		1	2	2	2	1	
	2-byte SL2	1	2			2	4	4	1	2

From Tables 15.9 and 15.10, the total number of required execution cycles can be obtained by the following formula:

Number of required execution cycles = $1 + \Sigma[formula A] + 1$

 Σ : Sum of the cycles for the number of transfer times performed by one activation source ([the number of transfer times for which CHNE is set to 1] + 1)

- (1) For N = 2n (even)
 - Formula $A = J + n \cdot SK2 + n \cdot SL2$
- (2) For N = 2n+1 (odd)

Formula $A = J + n \cdot SK2 + 1 \cdot SK1 + n \cdot SL2 + 1 \cdot SL1$

J: Number of cycles required to read control data (5 cycles) + number of cycles required to write back control data

To read data from or write data to the register that to be accessed in 16-bit units, set an even value of 2 or greater to the DTBLSj (j = 0 to 23) register.

The DTC performs accesses in 16-bit units.

15.3.10 DTC Activation Source Acknowledgement and Interrupt Source Flags

15.3.10.1 Interrupt Sources Except for Flash Memory, Timer RC, and Synchronous Serial Communication Unit (SSU)/I²C bus

When the DTC activation source is an interrupt source except for the flash memory, timer RC, or the synchronous serial communication unit/I²C bus, the same DTC activation source cannot be acknowledged for 8 to 12 cycles of the CPU clock after the interrupt source is generated. If an interrupt source is generated when a software command is executed, the same DTC activation source cannot be acknowledged for 9 to 16 cycles of the CPU clock. If a DTC activation source is generated during DTC operation and acknowledged, the same DTC activation source cannot be acknowledged for 8 to 12 cycles of the CPU clock on completion of the DTC transfer immediately before the DTC is activated by the source. When a software command is executed on completion of the DTC transfer immediately before the DTC is activated, the same DTC activation source cannot be acknowledged for 16 cycles of the CPU clock.

15.3.10.2 Flash Memory

When the DTC activation source is flash ready status, even if a flash ready status interrupt request is generated, it is not acknowledged as the DTC activation source after the RDYSTI bit in the FST register is set to 1 (flash ready status interrupt request) and before the DTC sets the RDYSTI bit to 0 (no flash ready status interrupt request). If a flash ready status interrupt request is generated after the DTC sets the RDYSTI bit to 0, the DTC acknowledges it as the activation source. 8 to 12 cycles of the CPU clock are required after the RDYSTI bit is set to 1 and before the DTC sets the interrupt request flag to 0. If a flash ready status interrupt is generated when a software command is executed, 9 to 16 cycles of the CPU clock are required before the DTC sets the interrupt source flag to 0. If a flash ready status interrupt request is generated during DTC operation and acknowledged as the DTC activation source, the RDYSTI bit is set to 0 after 8 to 12 cycles of the CPU clock on completion of the DTC transfer immediately before the DTC is activated by the source. When a software command is executed on completion of the DTC transfer immediately before the DTC is activated, the RDYSTI bit is set to 0 after 16 cycles of the CPU clock.

15.3.10.3 Timer RC

When the DTC activation source is an interrupt source for timer RC, even if an input capture/compare match in individual timers occurs, it is not acknowledged as the DTC activation source after the interrupt source flag is set to 1 and before the DTC sets the flag to 0. If an input capture/compare match occurs after the DTC sets the interrupt source flag to 0, the DTC acknowledges it as the activation source. 8 to 12 cycles of the CPU clock plus 0.5 to 1.5 cycles of the timer operating clock are required after the interrupt source flag is set to 1 and before the DTC sets the flag to 0. If the interrupt request flag is set to 1 when a software command is executed, 9 to 16 cycles of the CPU clock plus 0.5 to 1.5 cycles of the timer operating clock are required before the DTC sets the interrupt source flag to 0. If individual DTC activation sources are generated for timer RC during DTC operation and acknowledged, the interrupt source flag is set to 0 after 8 to 12 cycles of the CPU clock plus 0.5 to 1.5 cycles of the timer operating clock on completion of the DTC transfer immediately before the DTC is activated by the source. When a software command is executed on completion of the DTC transfer immediately before the DTC is activated, the interrupt source flag is set to 0 after 16 cycles of the CPU clock plus 0.5 to 1.5 cycles of the timer operating clock.

15.3.10.4 SSU_i/IIC_i (i = 0 to 3) bus Receive Data Full

When the DTC activation source is SSU_i/IIC_i bus receive data full, read the SSiRDR register/the ICiDRR register using a data transfer. The RDRF bit in the SSiSR register/the ICiSR register is set to 0 (no data in SSiRDR/ICiDRR register) by reading the SSiRDR register/the ICiDRR register. If an interrupt source for receive data full is subsequently generated, the DTC acknowledges it as the activation source.

i = 0 to 3

15.3.10.5 SSU_i/IIC_i (i = 0 to 3) bus Transmit Data Empty

When the DTC activation source is SSU_i/IIC_i bus transmit data empty, write to the SSiTDR register/the ICiDRT register using a data transfer. The TDRE bit in the SSiSR register/the ICiSR register is set to 0 (data is not transferred from registers SSiTDR/ICiDRT to SSiTRSR/ICiDRS) by writing to the SSiTDR register/the ICiDRT register. If an interrupt source for transmit data empty is subsequently generated, the DTC acknowledges it as the activation source.

i = 0 to 3



15.4 Notes on DTC

15.4.1 DTC activation source

- Do not generate any DTC activation sources before entering wait mode or during wait mode.
- Do not generate any DTC activation sources before entering stop mode or during stop mode.

15.4.2 DTCENi (i = 0 to 6) Registers

- Modify bits DTCENi0 to DTCENi7 only while an interrupt request corresponding to the bit is not generated.
- When the interrupt source flag in the status register for the peripheral function is 1, do not modify the corresponding activation source bit among bits DTCENi0 to DTCENi7.
- Do not access the DTCENi registers using DTC transfers.

15.4.3 Peripheral Modules

- Do not set the status register bit for the peripheral function to 0 using a DTC transfer.
- When the DTC activation source is SSU_i/IIC_i bus receive data full, read the SSiRDR register/the ICiDRR register using a DTC transfer.

The RDRF bit in the SSiSR register/the ICiSR register is set to 0 (no data in SSiRDR/ICiDRR register) by reading the SSiRDR register/the ICiDRR register.

However, the RDRF bit is not set to 0 by reading the SSiRDR register/the ICiDRR register when the DTC data transfer setting is either of the following:

- Transfer causing the DTCCTj (j = 0 to 23) register value to change from 1 to 0 in normal mode
- Transfer causing the DTCCRj register value to change from 1 to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode.
- When the DTC activation source is SSU_i/IIC_i bus transmit data empty, write to the SSiTDR register/the ICiDRT register using a DTC transfer. The TDRE bit in the SSiSR register/the ICiSR register is set to 0 (data is not transferred from registers SSiTDR/ICiDRT to SSiTRSR/ICiDRS) by writing to the SSiTDR register/the ICiDRT register.

i = 0 to 3

15.4.4 Interrupt Request

No interrupt is generated for the CPU during DTC operation in any of the following cases:

- When the DTC activation source is SSU i/IIC i (i = 0 to 3) transmit data empty or flash ready status
- When performing the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- When performing the data transfer causing the DTCCRj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

16. General Overview of Timers

The MCU has two 8-bit timers with 8-bit prescalers, one 16-bit timer, and a timer with a 4-bit counter and an 8-bit counter. The two 8-bit timers with 8-bit prescalers are timer RA and timer RB. These timers contain a reload register to store the default value of the counter. The 16-bit timer is timer RC, and have input capture and output compare functions. The 4-bit and 8-bit counters are timer RE, and has an output compare function. All the timers operate independently.

Table 16.1 lists Functional Comparison of Timers.

Table 16.1 Functional Comparison of Timers

Item		Timer RA	Timer RB	Timer RC	Timer RE
Configura	ation	8-bit timer with 8-bit prescaler (with reload register)	8-bit timer with 8-bit prescaler (with reload register)	16-bit timer (with input capture and output compare)	4-bit counter 8-bit counter
Count		Decrement	Decrement	Increment	Increment
Count so	urces	• f1 • f2 • f8 • fOCO • fC32 • fC	• f1 • f2 • f8 • Timer RA underflow	• f1 • f2 • f4 • f8 • f32 • fOCO40M • fOCO-F • TRCCLK	• f4 • f8 • f32 • fC4
Function	Count of the internal count source	Timer mode	Timer mode	Timer mode (output compare function)	_
	Count of the external count source	Event counter mode		Timer mode (output compare function)	_
	External pulse width/period measurement	Pulse width measurement mode, pulse period measurement mode	_	Timer mode (input capture function; 4 pins)	_
	PWM output	Pulse output mode (1), Event counter mode (1)	Programmable waveform generation mode	Timer mode (output compare function; 4 pins) ⁽¹⁾ , PWM mode (3 pins), PWM2 mode (1 pin)	Output compare mode (1)
	One-shot waveform output	_	Programmable one-shot generation mode, Programmable wait one- shot generation mode	PWM mode (3 pins)	_
	Three-phase waveforms output	_	_	_	_
	Timer	Timer mode (only fC32 count)	_	_	Real-time clock mode
Input pin		TRAIO, ĪNT2	ĪNT0	INTO, TRCCLK, TRCTRG, TRCIOA, TRCIOB, TRCIOC, TRCIOD	
Output pin		TRAO, TRAIO	TRBO	TRCIOA, TRCIOB, TRCIOC, TRCIOD	TREO
Related interrupt		Timer RA interrupt, INT2 interrupt	Timer RB interrupt, INT0 interrupt	Compare match/input capture A to D interrupt, Overflow interrupt, INTO interrupt	Timer RE interrupt
Timer sto	ор	Provided	Provided	Provided	Provided

Note:

^{1.} Rectangular waves are output in these modes. Since the waves are inverted at each overflow, the "H" and "L" level widths of the pulses are the same.

R8C/3NT Group 17. Timer RA

17. Timer RA

Timer RA is an 8-bit timer with an 8-bit prescaler.

17.1 Overview

The prescaler and timer each consist of a reload register and counter. The reload register and counter are allocated at the same address, and can be accessed when accessing registers TRAPRE and TRA (refer to **Tables 17.2 to 17.6 the Specifications of Each Mode**).

The count source for timer RA is the operating clock that regulates the timing of timer operations such as counting and reloading.

Figure 17.1 shows a Timer RA Block Diagram. Table 17.1 lists Pin Configuration of Timer RA.

Timer RA contains the following five operating modes:

• Timer mode The timer counts the internal count source.

• Pulse output mode The timer counts the internal count source and outputs pulses which invert the

polarity by underflow of the timer.

• Event counter mode The timer counts external pulses.

Pulse width measurement mode
Pulse period measurement mode
The timer measures the pulse width of an external pulse.
The timer measures the pulse period of an external pulse.




Figure 17.1 Timer RA Block Diagram

Table 17.1 Pin Configuration of Timer RA

Pin Name	Assigned Pin	I/O	Function
TRAIO	P1_5, or P1_7	I/O	Function differs according to the mode.
TRAO	P3_0, or P3_7	Output	Refer to descriptions of individual modes for details

R8C/3NT Group 17. Timer RA

17.2 Registers

17.2.1 Timer RA Control Register (TRACR)

Address 0100h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	TUNDF	TEDGF	_	TSTOP	TCSTF	TSTART
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W			
b0	TSTART	Timer RA count start bit (1)	0: Count stops	R/W			
			1: Count starts				
b1	TCSTF	Timer RA count status flag (1)	0: Count stops	R			
			1: During count				
b2	TSTOP	Timer RA count forcible stop bit (2)	When this bit is set to 1, the count is forcibly stopped.	R/W			
			When read, its content is 0.				
b3	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.					
b4	TEDGF	Active edge judgment flag (3, 4)	0: Active edge not received	R/W			
			1: Active edge received (end of measurement period)				
b5	TUNDF	Timer RA underflow flag (3, 4)	0: No underflow	R/W			
			1: Underflow				
b6	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.					
b7	_						

Notes

- 1. Refer to 17.8 Notes on Timer RA for precautions regarding bits TSTART and TCSTF.
- 2. When the TSTOP bit is set to 1, bits TSTART and TCSTF and registers TRAPRE and TRA are set to the values after a reset.
- 3. Bits TEDGF and TUNDF can be set to 0 by writing 0 to these bits by a program. However, their value remains unchanged when 1 is written.
- 4. Set to 0 in timer mode, pulse output mode, and event counter mode.

In pulse width measurement mode and pulse period measurement mode, use the MOV instruction to set the TRACR register. If it is necessary to avoid changing the values of bits TEDGF and TUNDF, write 1 to them.

17.2.2 Timer RA I/O Control Register (TRAIOC)

Address 0101h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIOGT1	TIOGT0	TIPF1	TIPF0	_	TOENA	TOPCR	TEDGSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	Function varies according to the operating mode.	R/W
b1	TOPCR	TRAIO output control bit		R/W
b2	TOENA	TRAO output enable bit		R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit	Function varies according to the operating mode.	R/W
b5	TIPF1			R/W
b6	TIOGT0	TRAIO event input control bit		R/W
b7	TIOGT1			R/W

17.2.3 Timer RA Mode Register (TRAMR)

Address 0102h


Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCKCUT	TCK2	TCK1	TCK0	_	TMOD2	TMOD1	TMOD0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	TMOD0 TMOD1 TMOD2	Timer RA operating mode select bit	b2 b1 b0 0 0 0: Timer mode 0 0 1: Pulse output mode 0 1 0: Event counter mode 0 1 1: Pulse width measurement mode 1 0 0: Pulse period measurement mode 1 0 1: Do not set. 1 1 0: Do not set. 1 1 1: Do not set.	R/W R/W R/W
b3	_	Nothing is assigned. If necessary, set to	0. When read, the content is 0.	_
b4 b5 b6	TCK0 TCK1 TCK2	Timer RA count source select bit	b6 b5 b4 0 0 0: f1 0 0 1: f8 0 1 0: fOCO 0 1 1: f2 1 0 0: fC32 1 0 1: Do not set. 1 1 0: fC 1 1 1: Do not set.	R/W R/W R/W
b7	TCKCUT	Timer RA count source cutoff bit	0: Provides count source 1: Cuts off count source	R/W

When both the TSTART and TCSTF bits in the TRACR register are set to 0 (count stops), rewrite this register.

17.2.4 Timer RA Prescaler Register (TRAPRE)

Address 0103h




Bit	Mode	Function	Setting Range	R/W
b7 to b0	Timer mode	Counts an internal count source	00h to FFh	R/W
	Pulse output mode		00h to FFh	R/W
	Event counter mode	Counts an external count source	00h to FFh	R/W
	Pulse width measurement mode	Measure pulse width of input pulses from external (counts internal count source)	00h to FFh	R/W
	Pulse period measurement mode	Measure pulse period of input pulses from external (counts internal count source)	00h to FFh	R/W

Note

1. When the TSTOP bit in the TRACR register is set to 1, the TRAPRE register is set to FFh.

17.2.5 Timer RA Register (TRA)

Address 0104h



Bit	Mode	Function	Setting Range	R/W
b7 to b0	All modes	Counts on underflow of TRAPRE register	00h to FFh (2)	R/W

Notes:

- 1. When the TSTOP bit in the TRACR register is set to 1, the TRAPRE register is set to FFh.
- 2. Do not set 00h to the TRA register in pulse width measurement mode and pulse period measurement mode.

17.2.6 Timer RA Pin Select Register (TRASR)

Address 0180h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	TRAOSEL0	_	TRAIOSEL1	TRAIOSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TRAIOSEL0 TRAIOSEL1	TRAIO pin select bit	0 0: TRAIO pin not used 0 1: P1_7 assigned 1 0: P1_5 assigned 1 1: Do not set.	R/W R/W
b2	_	Reserved bit	Set to 0.	R/W
b3	TRAOSEL0	TRAO pin select bit	0: P3_7 assigned 1: P3_0 assigned	R/W
b4	_	Reserved bit	Set to 0.	R/W
b5	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	
b6	_			
b7	_			

The TRASR register selects which pin is assigned to the timer RA I/O. To use the I/O pin for timer RA, set this register.

Set the TRASR register before setting the timer RA associated registers. Also, do not change the setting value in this register during timer RA operation.

17.3 Timer Mode

In this mode, the timer counts an internally generated count source (refer to **Table 17.2 Timer Mode Specifications**).

Table 17.2 Timer Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO, fC32, fC
Count operations	Decrement
	• When the timer underflows, the contents of the reload register are reloaded and
	the count is continued.
Divide ratio	1/(n+1)(m+1)
	n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRACR register.
	•1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request	When timer RA underflows [timer RA interrupt].
generation timing	
TRAIO pin function	Programmable I/O port
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	• When registers TRAPRE and TRA are written while the count is stopped, values
	are written to both the reload register and counter.
	 When registers TRAPRE and TRA are written during the count, values are
	written to the reload register and counter (refer to 17.3.2 Timer Write Control
	during Count Operation).

17.3.1 Timer RA I/O Control Register (TRAIOC) in Timer Mode

Address 0101h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIOGT1	TIOGT0	TIPF1	TIPF0	_	TOENA	TOPCR	TEDGSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	Set to 0 in timer mode.	R/W
b1	TOPCR	TRAIO output control bit		R/W
b2	TOENA	TRAO output enable bit		R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit	Set to 0 in timer mode.	R/W
b5	TIPF1			R/W
b6	TIOGT0	TRAIO event input control bit		R/W
b7	TIOGT1			R/W

17.3.2 Timer Write Control during Count Operation

Timer RA has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. When writing to the prescaler or timer, values are written to both the reload register and counter.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, if the prescaler or timer is written to when count operation is in progress, the counter value is not updated immediately after the WRITE instruction is executed. Figure 17.2 shows an Operating Example of Timer RA when Counter Value is Rewritten during Count Operation.




Figure 17.2 Operating Example of Timer RA when Counter Value is Rewritten during Count Operation

17.4 Pulse Output Mode

In pulse output mode, the internally generated count source is counted, and a pulse with inverted polarity is output from the TRAIO pin each time the timer underflows (refer to **Table 17.3 Pulse Output Mode Specifications**).

Table 17.3 Pulse Output Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO, fC32, fC
Count operations	Decrement When the timer underflows, the contents in the reload register is reloaded and the count is continued.
Divide ratio	1/(n+1)(m+1) n: Value set in TRAPRE register, m: Value set in TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	When timer RA underflows [timer RA interrupt].
TRAIO pin function	Pulse output, programmable output port
TRAO pin function	Programmable I/O port or inverted output of TRAIO
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	 When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation).
Selectable functions	 TRAIO signal polarity switch function The level when the pulse output starts is selected by the TEDGSEL bit in the TRAIOC register. (1) TRAO output function Pulses inverted from the TRAIO output polarity can be output from the TRAO pin (selectable by the TOENA bit in the TRAIOC register). Pulse output stop function Output from the TRAIO pin is stopped by the TOPCR bit in the TRAIOC register. TRAIO pin select function P1_5, or P1_7 is selected by bits TRAIOSEL0 and TRAIOSEL1 in the TRASR register. TRAO pin select function P3_0, or P3_7 is selected by the TRAOSEL0 bit in the TRASR register.

Note:

1. The level of the output pulse becomes the level when the pulse output starts when the TRAMR register is written to.

17.4.1 Timer RA I/O Control Register (TRAIOC) in Pulse Output Mode

Address 0101h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIOGT1	TIOGT0	TIPF1	TIPF0	_	TOENA	TOPCR	TEDGSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	0: TRAIO output starts at "H" 1: TRAIO output starts at "L"	R/W
b1	TOPCR	TRAIO output control bit	0: TRAIO output 1: TRAIO output disabled	R/W
b2	TOENA	TRAO output enable bit	TRAO output disabled TRAO output (inverted TRAIO output from the port)	R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit	Set to 0 in pulse output mode.	R/W
b5	TIPF1			R/W
b6	TIOGT0	TRAIO event input control bit		R/W
b7	TIOGT1			R/W

17.5 Event Counter Mode

In event counter mode, external signal inputs to the TRAIO pin are counted (refer to **Table 17.4 Event Counter Mode Specifications**).

Table 17.4 Event Counter Mode Specifications

Item	Specification
Count source	External signal which is input to TRAIO pin (active edge selectable by a program)
Count operations	Decrement When the timer underflows, the contents of the reload register are reloaded and the count is continued.
Divide ratio	1/(n+1)(m+1) n: setting value of TRAPRE register, m: setting value of TRA register
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	When timer RA underflows [timer RA interrupt].
TRAIO pin function	Count source input
TRAO pin function	Programmable I/O port or pulse output (1)
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	 When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation).
Selectable functions	 TRAIO input polarity switch function The active edge of the count source is selected by the TEDGSEL bit in the TRAIOC register. Count source input pin select function P1_5, or P1_7 is selected by bits TRAIOSEL0 and TRAIOSEL1 in the TRASR register. Pulse output function Pulses of inverted polarity can be output from the TRAO pin each time the timer underflows (selectable by the TOENA bit in the TRAIOC register). (1) TRAO pin select function P3_0, or P3_7 is selected by the TRAOSEL0 bit in the TRASR register. Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register. Event input control function The enabled period for the event input to the TRAIO pin is selected by bits TIOGT0 and TIOGT1 in the TRAIOC register.

Note:

1. The level of the output pulse becomes the level when the pulse output starts when the TRAMR register is written to.

17.5.1 Timer RA I/O Control Register (TRAIOC) in Event Counter Mode

Address 0101h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIOGT1	TIOGT0	TIPF1	TIPF0	_	TOENA	TOPCR	TEDGSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	O: Starts counting at rising edge of the TRAIO input and TRAO starts output at "L" 1: Starts counting at falling edge of the TRAIO input and TRAO starts output at "H"	R/W
b1	TOPCR	TRAIO output control bit	Set to 0 in event counter mode.	R/W
b2	TOENA	TRAO output enable bit	0: TRAO output disabled 1: TRAO output	R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit (1)	0 0: No filter	R/W
b5	TIPF1		0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W
b6	TIOGT0	TRAIO event input control bit	0 0: Event input always enabled	R/W
b7	TIOGT1		0 1: Event input enabled at INT2 level (2) 1 0: Event input enabled for "L" period of TRCIOD (timer RC output) 1 1: Do not set.	R/W

Notes:

- 1. When the same value from the TRAIO pin is sampled three times continuously, the input is determined.
- 2. Make the following settings to use event input enabled at INT2 level:
 - Set the INT2EN bit in the INTEN register to 1 (INT2 input enabled) and the INT2PL bit to 0 (one edge).
 - Set the INT2 polarity by the POL bit in the INT2IC register.

 When the POL bit is set 0 (falling edge selected), the event input for the INT2 high-level period is enabled.

 When the POL bit is set 1 (rising edge selected), the event input for the INT2 low-level period is enabled.
 - Set the PDi_j (j = 1 or 6) bit in the PDi (i = 0 or 6) register for the port assigned as the INT2 pin to 0 (input mode).
 - Select the INT2 digital filter by bits INT2F1 to INT2F0 in the INTF register.

The IR bit in the INT2IC register is set to 1 (interrupt requested) in accordance with <u>the setting</u> of the POL bit in the INT2IC register and the INT2PL bit in the INTEN register, and a change in the INT2 pin input (refer to **11.8 Notes on Interrupts**).

For details on interrupts, refer to 11. Interrupts.

17.6 Pulse Width Measurement Mode

In pulse width measurement mode, the pulse width of an external signal input to the TRAIO pin is measured (refer to **Table 17.5 Pulse Width Measurement Mode Specifications**).

Figure 17.3 shows an Operating Example of Pulse Width Measurement Mode.

Table 17.5 Pulse Width Measurement Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO, fC32, fC
Count operations	Decrement Continuously counts the selected signal only when measurement pulse is "H" level, or conversely only "L" level. When the timer underflows, the contents of the reload register are reloaded and the count is continued.
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	When timer RA underflows [timer RA interrupt]. Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt]
TRAIO pin function	Measured pulse input
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	 When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation).
Selectable functions	 Measurement level setting The "H" level or "L" level period is selected by the TEDGSEL bit in the TRAIOC register. Measured pulse input pin select function P1_5, or P1_7 is selected by bits TRAIOSEL0 to TRAIOSEL1 in the TRASR register. Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register.

17.6.1 Timer RA I/O Control Register (TRAIOC) in Pulse Width Measurement Mode

Address 0101h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIOGT1	TIOGT0	TIPF1	TIPF0	_	TOENA	TOPCR	TEDGSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	0: TRAIO input starts at "L" 1: TRAIO input starts at "H"	R/W
b1	TOPCR	TRAIO output control bit	Set to 0 in pulse width measurement mode.	R/W
b2	TOENA	TRAO output enable bit		R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit (1)	b5 b4 0 0: No filter	R/W
b5	TIPF1		0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W
b6	TIOGT0	TRAIO event input control bit	Set to 0 in pulse width measurement mode.	R/W
b7	TIOGT1			R/W

Note:

^{1.} When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

17.6.2 Operating Example




Figure 17.3 Operating Example of Pulse Width Measurement Mode

17.7 Pulse Period Measurement Mode

In pulse period measurement mode, the pulse period of an external signal input to the TRAIO pin is measured (refer to **Table 17.6 Pulse Period Measurement Mode Specifications**).

Figure 17.4 shows an Operating Example of Pulse Period Measurement Mode.

Table 17.6 Pulse Period Measurement Mode Specifications

Item	Specification
Count sources	f1, f2, f8, fOCO, fC32, fC
Count operations	 Decrement After the active edge of the measured pulse is input, the contents of the read-out buffer are retained at the first underflow of timer RA prescaler. Then timer RA reloads the contents in the reload register at the second underflow of timer RA prescaler and continues counting.
Count start condition	1 (count starts) is written to the TSTART bit in the TRACR register.
Count stop conditions	 0 (count stops) is written to TSTART bit in the TRACR register. 1 (count forcibly stops) is written to the TSTOP bit in the TRACR register.
Interrupt request generation timing	 When timer RA underflows or reloads [timer RA interrupt]. Rising or falling of the TRAIO input (end of measurement period) [timer RA interrupt]
TRAIO pin function	Measured pulse input (1)
TRAO pin function	Programmable I/O port
Read from timer	The count value can be read by reading registers TRA and TRAPRE.
Write to timer	 When registers TRAPRE and TRA are written while the count is stopped, values are written to both the reload register and counter. When registers TRAPRE and TRA are written during the count, values are written to the reload register and counter (refer to 17.3.2 Timer Write Control during Count Operation).
Selectable functions	 Measurement period selection The measurement period of the input pulse is selected by the TEDGSEL in the TRAIOC register. Measured pulse input pin select function P1_5, P1_7 is selected by bits TRAIOSEL0 and TRAIOSEL1 in the TRASR register. Digital filter function Whether enabling or disabling the digital filter and the sampling frequency is selected by bits TIPF0 and TIPF1 in the TRAIOC register.

Note:

1. Input a pulse with a period longer than twice the timer RA prescaler period. Input a pulse with a longer "H" and "L" width than the timer RA prescaler period. If a pulse with a shorter period is input to the TRAIO pin, the input may be ignored.

17.7.1 Timer RA I/O Control Register (TRAIOC) in Pulse Period Measurement Mode


Address 0101h b5 b4 b3 b2 b0 Bit b6 b1 Symbol TIOGT1 TIOGT0 TIPF1 TIPF0 TOENA TEDGSEL TOPCR After Reset 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TEDGSEL	TRAIO polarity switch bit	O: Measures measurement pulse from one rising edge to next rising edge Heasures measurement pulse from one falling edge to next falling edge	R/W
b1	TOPCR	TRAIO output control bit	Set to 0 in pulse period measurement mode.	R/W
b2	TOENA	TRAO output enable bit		R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	TIPF0	TRAIO input filter select bit (1)	0 0: No filter	R/W
b5	TIPF1		0 1: Filter with f1 sampling 1 0: Filter with f8 sampling 1 1: Filter with f32 sampling	R/W
b6	TIOGT0	TRAIO event input control bit	Set to 0 in pulse period measurement mode.	R/W
b7	TIOGT1			R/W

Note:

^{1.} When the same value from the TRAIO pin is sampled three times continuously, the input is determined.

17.7.2 Operating Example



Conditions: The period from one rising edge to the next rising edge of the measured pulse is measured (TEDGSEL = 0) with the default value of the TRA register as 0Fh.

Notes

- 1. The contents of the read-out buffer can be read by reading the TRA register in pulse period measurement mode.
- 2. After an active edge of the measured pulse is input, the TEDGF bit in the TRACR register is set to 1 (active edge received) when the timer RA prescaler underflows for the second time.
- 3. The TRA register should be read before the next active edge is input after the TEDGF bit is set to 1 (active edge received).

 The contents in the read-out buffer are retained until the TRA register is read. If the TRA register is not read before the next active edge is input, the measured result of the previous period is retained.
- 4. To set to 0 by a program, use a MOV instruction to write 0 to the TEDGF bit in the TRACR register. At the same time, write 1 to the TUNDF bit in the TRACR register.
- 5. To set to 0 by a program, use a MOV instruction to write 0 to the TUNDF bit. At the same time, write 1 to the TEDGF bit.
- 6. Bits TUNDF and TEDGF are both set to 1 if timer RA underflows and reloads on an active edge simultaneously.

Figure 17.4 Operating Example of Pulse Period Measurement Mode

17.8 Notes on Timer RA

• Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.

- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse width measurement mode and pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit retains 0 (count stops) for 0 to 1 cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RA ⁽¹⁾ other than the TCSTF bit. Timer RA starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count).

The TCSTF bit remains 1 for 0 to 1 cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RA (1) other than the TCSTF bit.

Note:

- 1. Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA.
- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.
- Do not set 00h to the TRA register in pulse width measurement mode and pulse period measurement mode.

18. Timer RB

Timer RB is an 8-bit timer with an 8-bit prescaler.

18.1 Overview

The prescaler and timer each consist of a reload register and counter (refer to **Tables 18.2 to 18.5 the Specifications of Each Mode**). Timer RB has timer RB primary and timer RB secondary as reload registers.

The count source for timer RB is the operating clock that regulates the timing of timer operations such as counting and reloading.

Figure 18.1 shows a Timer RB Block Diagram. Table 18.1 lists Pin Configuration of Timer RB.

Timer RB has four operation modes listed as follows:

- Timer mode
- Programmable waveform generation mode
- Programmable one-shot generation mode
- Programmable wait one-shot generation mode

The timer counts an internal count source (peripheral function clock or timer RA underflows).

The timer outputs pulses of a given width successively.

The timer outputs a one-shot pulse.

The timer outputs a delayed one-shot pulse.




Figure 18.1 Timer RB Block Diagram

Table 18.1 Pin Configuration of Timer RB

Pin Name	Assigned Pin	I/O	Function
TRBO	P1_3 or P3_1	Output	Pulse output (programmable waveform generation mode, programmable one-shot generation mode, programmable wait one-shot generation mode)

18.2 Registers

18.2.1 Timer RB Control Register (TRBCR)

Address 0108h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	TSTOP	TCSTF	TSTART
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TSTART	Timer RB count start bit (1)	0: Count stops	R/W
			1: Count starts	
b1	TCSTF	Timer RB count status flag (1)	0: Count stops	R
		_	1: During count (3)	
b2	TSTOP	Timer RB count forcible stop bit (1, 2)	When this bit is set to 1, the count is forcibly	R/W
		·	stopped. When read, the content is 0.	
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	_			

Notes:

- 1. Refer to 18.7 Notes on Timer RB for precautions regarding bits TSTART, TCSTF and TSTOP.
- 2. When the TSTOP bit is set to 1, registers TRBPRE, TRBSC, TRBPR, and bits TSTART and TCSTF, and the TOSSTF bit in the TRBOCR register are set to values after a reset.
- 3. Indicates that count operation is in progress in timer mode or programmable waveform mode. In programmable one-shot generation mode or programmable wait one-shot generation mode, indicates that a one-shot pulse trigger has been acknowledged.

18.2.2 Timer RB One-Shot Control Register (TRBOCR)

Address 0109h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	TOSSTF	TOSSP	TOSST
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOSST	Timer RB one-shot start bit	When this bit is set to 1, one-shot trigger	R/W
			generated. When read, its content is 0.	
b1	TOSSP	Timer RB one-shot stop bit	When this bit is set to 1, counting of one-shot pulses (including programmable wait one-shot pulses) stops. When read, the content is 0.	R/W
b2	TOSSTF	Timer RB one-shot status flag (1)	One-shot stopped Cone-shot operating (Including wait period)	R
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	_			

Note:

1. When 1 is set to the TSTOP bit in the TRBCR register, the TOSSTF bit is set to 0.

This register is enabled when bits TMOD1 to TMOD0 in the TRBMR register is set to 10b (programmable one-shot generation mode) or 11b (programmable wait one-shot generation mode).

18.2.3 Timer RB I/O Control Register (TRBIOC)

Address 010Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	INOSEG	INOSTG	TOCNT	TOPL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	Function varies according to the operating mode.	R/W
b1	TOCNT	Timer RB output switch bit		R/W
b2	INOSTG	One-shot trigger control bit		R/W
b3	INOSEG	One-shot trigger polarity select bit		R/W
b4	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	_			

18.2.4 Timer RB Mode Register (TRBMR)

Address 010Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCKCUT	_	TCK1	TCK0	TWRC	_	TMOD1	TMOD0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TMOD0 TMOD1	Timer RB operating mode select bit (1)	0 0: Timer mode 1: Programmable waveform generation mode 1 0: Programmable one-shot generation mode 1 1: Programmable wait one-shot generation mode	R/W R/W
b2	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b3	TWRC	Timer RB write control bit (2)	Write to reload register and counter Write to reload register only	R/W
b4 b5	TCK0 TCK1	Timer RB count source select bit (1)	0 0: f1 0 1: f8 1 0: Timer RA underflow ⁽³⁾ 1 1: f2	R/W R/W
b6	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	—
b7	TCKCUT	Timer RB count source cutoff bit (1)	Provides count source Cuts off count source	R/W

Notes:

- 1. Change bits TMOD1 and TMOD0; TCK1 and TCK0; and TCKCUT when both the TSTART and TCSTF bits in the TRBCR register set to 0 (count stops).
- 2. The TWRC bit can be set to either 0 or 1 in timer mode. In programmable waveform generation mode, programmable one-shot generation mode, or programmable wait one-shot generation mode, the TWRC bit must be set to 1 (write to reload register only).
- 3. To use the underflow signal of timer RA as the count source for timer RB, set timer RA in timer mode, pulse output mode, or event count mode.

18.2.5 Timer RB Prescaler Register (TRBPRE)

Address 010Ch



Bit	Mode	Function	Setting Range	R/W
b7 to b0	Timer mode	Counts an internal count source or	00h to FFh	R/W
	Programmable waveform generation mode	timer RA underflows	00h to FFh	R/W
	Programmable one-shot generation mode		00h to FFh	R/W
	Programmable wait one-shot generation mode		00h to FFh	R/W

When the TSTOP bit in the TRBCR register is set to 1, the TRBPRE register is set to FFh.

18.2.6 Timer RB Secondary Register (TRBSC)

Address 010Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	_	_	_	1
After Reset	1	1	1	1	1	1	1	1	-

Bit	Mode	Function	Setting Range	R/W
b7 to b0	Timer mode	Disabled	00h to FFh	_
	Programmable waveform generation mode	Counts timer RB prescaler underflows (1)	00h to FFh	W (2)
	Programmable one-shot generation mode	Disabled	00h to FFh	_
	Programmable wait one-shot generation mode	Counts timer RB prescaler underflows (one-shot width is counted)	00h to FFh	W (2)

Notes:

- 1. The values of registers TRBPR and TRBSC are reloaded to the counter alternately and counted.
- 2. The count value can be read out by reading the TRBPR register even when the secondary period is being counted.

When the TSTOP bit in the TRBCR register is set to 1, the TRBSC register is set to FFh.

To write to the TRBSC register, perform the following steps.

- (1) Write the value to the TRBSC register.
- (2) Write the value to the TRBPR register. (If the value does not change, write the same value second time.)

18.2.7 Timer RB Primary Register (TRBPR)

Address 010Eh



Bit	Mode	Function	Setting Range	R/W
	Timer mode		00h to FFh	R/W
	Programmable waveform generation mode	Counts timer RB prescaler underflows (1)	00h to FFh	R/W
	Programmable one-shot generation mode	(one-shot width is counted)	00h to FFh	R/W
	Programmable wait one-shot generation mode	Counts timer RB prescaler underflows (wait period width is counted)	00h to FFh	R/W

Note:

1. The values of registers TRBPR and TRBSC are reloaded to the counter alternately and counted.

When the TSTOP bit in the TRBCR register is set to 1, the TRBPR register is set to FFh.

18.2.8 Timer RB/RC Pin Select Register (TRBRCSR)

Address 0181h Bit b0 b6 b5 b4 b3 b2 b1 b7 TRCCLKSEL1 TRCCLKSEL0 TRBOSEL0 Symbol After Reset 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W	
b0	TRBOSEL0	TRBO pin select bit	0: P1_3 assigned	R/W	
			1: P3_1 assigned		
b1	_	Reserved bits	Set to 0.	R/W	
b2	_			R/W	
b3	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.			
b4	TRCCLKSEL0	TRCCLK pin select bit	b5 b4	R/W	
b5	TRCCLKSEL1		0 0: TRCCLK pin not used 0 1: P1_4 assigned	R/W	
			1 0: P3_3 assigned		
			1 1: Do not set.		
b6	_	Reserved bit	Set to 0.	R/W	
				1 1/ 7 7	
b7		Nothing is assigned. If necessary, set t	o o. when read, the content is o.	_	

The TRBRCSR register selects which pin is assigned to the timer RB and timer RC I/O. To use the I/O pin for timer RB and timer RC, set this register.

Set the TRBOSEL0 bit before setting the timer RB associated registers. Set bits TRCCLKSEL0 to TRCCLKSEL1 before setting the timer RC associated registers. Also, do not change the setting values of the TRBOSEL0 bit during timer RB operation. Do not change the setting values of bits TRCCLKSEL0 to TRCCLKSEL1 during timer RC operation.

18.3 Timer Mode


In timer mode, a count source which is internally generated or timer RA underflows are counted (refer to **Table 18.2 Timer Mode Specifications**). Registers TRBOCR and TRBSC are not used in timer mode.

Table 18.2 Timer Mode Specifications

Item	Specification
Count sources	f1, f2, f8, timer RA underflow
Count operations	 Decrement When the timer underflows, it reloads the reload register contents before the count continues (when timer RB underflows, the contents of timer RB primary reload register is reloaded).
Divide ratio	1/(n+1)(m+1) n: setting value in TRBPRE register, m: setting value in TRBPR register
Count start condition	1 (count starts) is written to the TSTART bit in the TRBCR register.
Count stop conditions	 0 (count stops) is written to the TSTART bit in the TRBCR register. 1 (count forcibly stop) is written to the TSTOP bit in the TRBCR register.
Interrupt request generation timing	When timer RB underflows [timer RB interrupt].
TRBO pin function	Programmable I/O port
INTO pin function	Programmable I/O port or INTO interrupt input
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.
Write to timer	 When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter. When registers TRBPRE and TRBPR are written to while count operation is in progress: If the TWRC bit in the TRBMR register is set to 0, the value is written to both the reload register and the counter. If the TWRC bit is set to 1, the value is written to the reload register only (refer to 18.3.2 Timer Write Control during Count Operation).

18.3.1 Timer RB I/O Control Register (TRBIOC) in Timer Mode

Address 010Ah



Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	Set to 0 in timer mode.	R/W
b1	TOCNT	Timer RB output switch bit		R/W
b2	INOSTG	One-shot trigger control bit		R/W
b3	INOSEG	One-shot trigger polarity select bit		R/W
b4	<u> </u>	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	_			

18.3.2 Timer Write Control during Count Operation

Timer RB has a prescaler and a timer (which counts the prescaler underflows). The prescaler and timer each consist of a reload register and a counter. In timer mode, the TWRC bit in the TRBMR register can be used to select whether writing to the prescaler or timer during count operation is performed to both the reload register and counter or only to the reload register.

However, values are transferred from the reload register to the counter of the prescaler in synchronization with the count source. In addition, values are transferred from the reload register to the counter of the timer in synchronization with prescaler underflows. Therefore, even if the TWRC bit is set for writing to both the reload register and counter, the counter value is not updated immediately after the WRITE instruction is executed. In addition, if the TWRC bit is set for writing to the reload register only, the synchronization of the writing will be shifted if the prescaler value changes. Figure 18.2 shows an Operating Example of Timer RB when Counter Value is Rewritten during Count Operation.




Figure 18.2 Operating Example of Timer RB when Counter Value is Rewritten during Count Operation

18.4 Programmable Waveform Generation Mode

In programmable waveform generation mode, the signal output from the TRBO pin is inverted each time the counter underflows, while the values in registers TRBPR and TRBSC are counted alternately (refer to **Table 18.3 Programmable Waveform Generation Mode Specifications**). Counting starts by counting the setting value in the TRBPR register. The TRBOCR register is unused in this mode.

Figure 18.3 shows an Operating Example of Timer RB in Programmable Waveform Generation Mode.

Table 18.3 Programmable Waveform Generation Mode Specifications

Item	Specification	
Count sources	f1, f2, f8, timer RA underflow	
Count operations	 Decrement When the timer underflows, it reloads the contents of the primary reload and secondary reload registers alternately before the count continues. 	
Width and period of output waveform	Primary period: (n+1)(m+1)/fi Secondary period: (n+1)(p+1)/fi Period: (n+1){(m+1)+(p+1)}/fi fi: Count source frequency n: Value set in TRBPRE register, m: Value set in TRBPR register p: Value set in TRBSC register	
Count start condition	1 (count start) is written to the TSTART bit in the TRBCR register.	
Count stop conditions	 0 (count stop) is written to the TSTART bit in the TRBCR register. 1 (count forcibly stop) is written to the TSTOP bit in the TRBCR register. 	
Interrupt request generation timing	In half a cycle of the count source, after timer RB underflows during the secondary period (at the same time as the TRBO output change) [timer RB interrupt]	
TRBO pin function	Programmable output port or pulse output	
INTO pin function	Programmable I/O port or INTO interrupt input	
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE. (1)	
Write to timer	 When registers TRBPRE, TRBSC, and TRBPR are written while the count is stopped, values are written to both the reload register and counter. When registers TRBPRE, TRBSC, and TRBPR are written to during count operation, values are written to the reload registers only. (2) 	
Selectable functions	 Output level select function The output level during primary and secondary periods is selected by the TOPL bit in the TRBIOC register. TRBO pin output switch function Timer RB pulse output or P3_1 (P1_3) latch output is selected by the TOCNT bit in the TRBIOC register. (3) 	

Notes:

- 1. Even when counting the secondary period, the TRBPR register may be read.
- 2. The set values are reflected in the waveform output beginning with the following primary period after writing to the TRBPR register.
- 3. The value written to the TOCNT bit is enabled by the following.
 - When counting starts.
 - When a timer RB interrupt request is generated.

The contents after the TOCNT bit is changed are reflected from the output of the following primary period.

18.4.1 Timer RB I/O Control Register (TRBIOC) in Programmable Waveform Generation Mode



Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	0: Outputs "H" for primary period Outputs "L" for secondary period Outputs "L" when the timer is stopped 1: Outputs "L" for primary period Outputs "H" for secondary period Outputs "H" when the timer is stopped	R/W
b1	TOCNT	Timer RB output switch bit	0: Outputs timer RB waveform 1: Outputs value in P3_1 (P1_3) port register	R/W
b2	INOSTG	One-shot trigger control bit	Set to 0 in programmable waveform generation	R/W
b3	INOSEG	One-shot trigger polarity select bit	mode.	R/W
b4	_	Nothing is assigned. If necessary, se	t to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	_]		

18.4.2 Operating Example




Figure 18.3 Operating Example of Timer RB in Programmable Waveform Generation Mode

18.5 Programmable One-shot Generation Mode

In programmable one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the $\overline{\text{INT0}}$ pin) (refer to **Table 18.4 Programmable One-Shot Generation Mode Specifications**). When a trigger is generated, the timer starts operating from the point only once for a given period equal to the set value in the TRBPR register. The TRBSC register is not used in this mode.

Figure 18.4 shows an Operating Example of Programmable One-Shot Generation Mode.

Table 18.4 Programmable One-Shot Generation Mode Specifications

Item	Specification		
Count sources	f1, f2, f8, timer RA underflow		
Count operations	 Decrement the setting value in the TRBPR register When the timer underflows, it reloads the contents of the reload register before the count completes and the TOSSTF bit is set to 0 (one-shot stops). When the count stops, the timer reloads the contents of the reload register before it stops. 		
One-shot pulse output time	(n+1)(m+1)/fi fi: Count source frequency, n: Setting value in TRBPRE register, m: Setting value in TRBPR register		
Count start conditions	The TSTART bit in the TRBCR register is set to 1 (count starts) and the next trigger is generated Set the TOSST bit in the TRBOCR register to 1 (one-shot starts) Input trigger to the INTO pin		
Count stop conditions	 When reloading completes after timer RB underflows during primary period When the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops) When the TSTART bit in the TRBCR register is set to 0 (stops counting) When the TSTOP bit in the TRBCR register is set to 1 (forcibly stops counting) 		
Interrupt request generation timing	In half a cycle of the count source, after the timer underflows (at the same time as the TRBO output ends) [timer RB interrupt]		
TRBO pin function	Pulse output		
INTO pin functions	When the INOSTG bit in the TRBIOC register is set to 0 (INTO one-shot trigger disabled): programmable I/O port or INTO interrupt input When the INOSTG bit in the TRBIOC register is set to 1 (INTO one-shot trigger enabled): external trigger (INTO interrupt input)		
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.		
Write to timer	 When registers TRBPRE and TRBPR are written while the count is stopped, values are written to both the reload register and counter. When registers TRBPRE and TRBPR are written during the count, values are written to the reload register only (the data is transferred to the counter at the following reload). (1) 		
Selectable functions	 Output level select function The output level of the one-shot pulse waveform is selected by the TOPL bit in the TRBIOC register. One-shot trigger select function Refer to 18.5.3 One-Shot Trigger Selection. 		

Note:

1. The set value is reflected at the following one-shot pulse after writing to the TRBPR register.

18.5.1 Timer RB I/O Control Register (TRBIOC) in Programmable One-Shot Generation Mode

Address 010Ah Bit b5 b4 b3 b2 b1 b0 b7 b6 INOSEG INOSTG TOCNT Symbol TOPL 0 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	O: Outputs one-shot pulse "H" Outputs "L" when the timer is stopped 1: Outputs one-shot pulse "L" Outputs "H" when the timer is stopped	R/W
b1	TOCNT	Timer RB output switch bit	Set to 0 in programmable one-shot generation mode.	R/W
b2	INOSTG	One-shot trigger control bit (1)	0: <u>INT0</u> pin one-shot trigger disabled 1: INT0 pin one-shot trigger enabled	R/W
b3	INOSEG	One-shot trigger polarity select bit (1)	Constant of the second of	R/W
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b5	_			
b6	_			
b7	_			

Note:

^{1.} Refer to 18.5.3 One-Shot Trigger Selection.

18.5.2 Operating Example




Figure 18.4 Operating Example of Programmable One-Shot Generation Mode

18.5.3 One-Shot Trigger Selection

In programmable one-shot generation mode and programmable wait one-shot generation mode, operation starts when a one-shot trigger is generated while the TCSTF bit in the TRBCR register is set to 1 (count starts).

A one-shot trigger can be generated by either of the following causes:

- 1 is written to the TOSST bit in the TRBOCR register by a program.
- Trigger input from the $\overline{\text{INT0}}$ pin.

When a one-shot trigger occurs, the TOSSTF bit in the TRBOCR register is set to 1 (one-shot operation in progress) after one or two cycles of the count source have elapsed. Then, in programmable one-shot generation mode, count operation begins and one-shot waveform output starts. (In programmable wait one-shot generation mode, count operation starts for the wait period.) If a one-shot trigger occurs while the TOSSTF bit is set to 1, no retriggering occurs.

To use trigger input from the $\overline{\text{INT0}}$ pin, input the trigger after making the following settings:

- Set the PD4_5 bit in the PD4 register to 0 (input port).
- Select the INTO digital filter with bits INTOF1 and INTOF0 in the INTF register.
- Select both edges or one edge with the INTOPL bit in INTEN register. If one edge is selected, further select falling or rising edge with the INOSEG bit in TRBIOC register.
- Set the INT0EN bit in the INTEN register to 1 (enabled).
- After completing the above, set the INOSTG bit in the TRBIOC register to 1 (INTO pin one-shot trigger enabled).

Note the following points with regard to generating interrupt requests by trigger input from the $\overline{\text{INT0}}$ pin.

- Processing to handle the interrupts is required. Refer to 11. Interrupts, for details.
- If one edge is selected, use the POL bit in the INT0IC register to select falling or rising edge. (The INOSEG bit in the TRBIOC register does not affect INT0 interrupts).
- If a one-shot trigger occurs while the TOSSTF bit is set to 1, timer RB operation is not affected, but the value of the IR bit in the INTOIC register changes.

18.6 Programmable Wait One-Shot Generation Mode

In programmable wait one-shot generation mode, a one-shot pulse is output from the TRBO pin by a program or an external trigger input (input to the $\overline{\text{INT0}}$ pin) (refer to **Table 18.5 Programmable Wait One-Shot Generation Mode Specifications**). When a trigger is generated from that point, the timer outputs a pulse only once for a given length of time equal to the setting value in the TRBSC register after waiting for a given length of time equal to the setting value in the TRBPR register.

Figure 18.5 shows an Operating Example of Programmable Wait One-Shot Generation Mode.

Table 18.5 Programmable Wait One-Shot Generation Mode Specifications

Item	Specification	
Count sources	f1, f2, f8, timer RA underflow	
Count operations	 Decrement the timer RB primary setting value. When a count of the timer RB primary underflows, the timer reloads the contents of timer RB secondary before the count continues. When a count of the timer RB secondary underflows, the timer reloads the contents of timer RB primary before the count completes and the TOSSTF bit is set to 0 (one-shot stops). When the count stops, the timer reloads the contents of the reload register before it stops. 	
Wait time	(n+1)(m+1)/fi fi: Count source frequency n: Value set in the TRBPRE register, m Value set in the TRBPR register	
One-shot pulse	(n+1)(p+1)/fi	
output time	fi: Count source frequency n: Value set in the TRBPRE register, p: Value set in the TRBSC register	
Count start	• The TSTART bit in the TRBCR register is set to 1 (count starts) and the next	
conditions	 trigger is generated. Set the TOSST bit in the TRBOCR register to 1 (one-shot starts). Input trigger to the INTO pin 	
Count stop conditions	 When reloading completes after timer RB underflows during secondary period. When the TOSSP bit in the TRBOCR register is set to 1 (one-shot stops). When the TSTART bit in the TRBCR register is set to 0 (starts counting). When the TSTOP bit in the TRBCR register is set to 1 (forcibly stops counting). 	
Interrupt request generation timing	In half a cycle of the count source after timer RB underflows during secondary period (complete at the same time as waveform output from the TRBO pin) [timer RB interrupt].	
TRBO pin function	Pulse output	
INTO pin functions	When the INOSTG bit in the TRBIOC register is set to 0 (INTO one-shot trigger disabled): programmable I/O port or INTO interrupt input When the INOSTG bit in the TRBIOC register is set to 1 (INTO one-shot trigger enabled): external trigger (INTO interrupt input)	
Read from timer	The count value can be read out by reading registers TRBPR and TRBPRE.	
Write to timer	 When registers TRBPRE, TRBSC, and TRBPR are written while the count stops, values are written to both the reload register and counter. When registers TRBPRE, TRBSC, and TRBPR are written to during count operation, values are written to the reload registers only. (1) 	
Selectable functions	 Output level select function The output level of the one-shot pulse waveform is selected by the TOPL bit in the TRBIOC register. One-shot trigger select function Refer to 18.5.3 One-Shot Trigger Selection. 	

Note:

1. The set value is reflected at the following one-shot pulse after writing to registers TRBSC and TRBPR.



18.6.1 Timer RB I/O Control Register (TRBIOC) in Programmable Wait One-Shot Generation Mode

Address 010Ah Bit b5 b4 b3 b2 b1 b0 b7 b6 INOSEG INOSTG TOCNT Symbol TOPL 0 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TOPL	Timer RB output level select bit	O: Outputs one-shot pulse "H" Outputs "L" when the timer stops or during wait 1: Outputs one-shot pulse "L" Outputs "H" when the timer stops or during wait	R/W
b1	TOCNT	Timer RB output switch bit	Set to 0 in programmable wait one-shot generation mode.	R/W
b2	INOSTG	One-shot trigger control bit (1)	0: <u>INT0</u> pin one-shot trigger disabled 1: INT0 pin one-shot trigger enabled	R/W
b3	INOSEG	One-shot trigger polarity select bit (1)	Falling edge trigger Rising edge trigger	R/W
b4	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.		_
b5	_			
b6	_			
b7	_			

Note:

^{1.} Refer to 18.5.3 One-Shot Trigger Selection.

18.6.2 Operating Example




Figure 18.5 Operating Example of Programmable Wait One-Shot Generation Mode

18.7 Notes on Timer RB

• Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.

- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0 (stops counting) or setting the TOSSP bit in the TRBOCR register to 1 (stops one-shot), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for 1 to 2 cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RB ⁽¹⁾ other than the TCSTF bit. Timer RB starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count).

The TCSTF bit remains 1 for 1 to 2 cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RB (1) other than the TCSTF bit.

Note:

- 1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.
- If the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- If 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. If the TOSSP bit is written to 1 during the period between when the TOSST bit is written to 1 and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, if the TOSST bit is written to 1 during the period between when the TOSSP bit is written to 1 and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.
- To use the underflow signal of timer RA as the count source for timer RB, set timer RA in timer mode, pulse output mode, or event count mode.

18.7.1 Timer Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

18.7.2 Programmable Waveform Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.



18.7.3 Programmable One-shot Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

18.7.4 Programmable Wait One-shot Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

19. Timer RC

Timer RC is a 16-bit timer with four I/O pins.

19.1 Overview

Timer RC uses either f1, fOCO40M or fOCO-F as its operation clock. Table 19.1 lists the Timer RC Operation Clock.

Table 19.1 Timer RC Operation Clock

Condition	Timer RC Operation Clock
Count source is f1, f2, f4, f8, f32, or TRCCLK input (bits TCK2 to TCK0 in TRCCR1 register are set to a value from 000b to 101b)	f1
Count source is fOCO40M (bits TCK2 to TCK0 in TRCCR1 register are set to 110b)	fOCO40M
Count source is fOCO-F (bits TCK2 to TCK0 in TRCCR1 register are set to 111b)	fOCO-F

Table 19.2 lists the Pin Configuration of Timer RC and Figure 19.1 shows a Timer RC Block Diagram. Timer RC has three modes.

• Timer mode

Input capture function
 Output compare function
 Matches between the counter and register values are detected. (Pin output state

changes when a match is detected.)

The following two modes use the output compare function.

• PWM mode Pulses of a given width are output continuously.

• PWM2 mode A one-shot waveform or PWM waveform is output following the trigger after the

wait time has elapsed.

Input capture function, output compare function, and PWM mode settings may be specified independently for each pin.

In PWM2 mode waveforms are output based on a combination of the counter or the register.




Figure 19.1 Timer RC Block Diagram

Table 19.2 Pin Configuration of Timer RC

Pin Name	Assigned Pin	I/O	Function
TRCIOA	P0_0, P0_1, P0_2, or P1_1	I/O	Function differs according to the mode.
TRCIOB	P0_3, P0_4, P0_5, P1_2, P2_0, or P6_5		Refer to descriptions of individual modes for details.
	F0_3		Tor dotailo.
TRCIOC	P0_7, P1_3, P2_1, P3_4, or P6_6		
TRCIOD	P0_6, P1_0, P2_2, P3_5, or P6_7		
TRCCLK	P1_4, or P3_3	Input	External clock input
TRCTRG	P0_0, P0_1, P0_2, or P1_1	Input	PWM2 mode external trigger input

19.2 Registers

Table 19.3 lists the Registers Associated with Timer RC.

Table 19.3 Registers Associated with Timer RC

	Mode					
		Tir	ner			
Address	Symbol	Input Capture Function	Output Compare Function	PWM	PWM2	Related Information
0008h	MSTCR	Valid	Valid	Valid	Valid	19.2.1 Module Standby Control Register (MSTCR)
0120h	TRCMR	Valid	Valid	Valid	Valid	19.2.2 Timer RC Mode Register (TRCMR)
0121h	TRCCR1	Valid	Valid	Valid	Valid	Timer RC control register 1 19.2.3 Timer RC Control Register 1 (TRCCR1) 19.5.1 Timer RC Control Register 1 (TRCCR1) for Output Compare Function 19.6.1 Timer RC Control Register 1 (TRCCR1) in PWM Mode 19.7.1 Timer RC Control Register 1 (TRCCR1) in PWM2 Mode
0122h	TRCIER	Valid	Valid	Valid	Valid	19.2.4 Timer RC Interrupt Enable Register (TRCIER)
0123h	TRCSR	Valid	Valid	Valid	Valid	19.2.5 Timer RC Status Register (TRCSR)
0124h	TRCIOR0	Valid	Valid	_	_	Timer RC I/O control register 0, timer RC I/O control register 1 19.2.6 Timer RC I/O Control Register 0 (TRCIOR0) 19.2.7 Timer RC I/O Control Register 1 (TRCIOR1) 19.4.1 Timer RC I/O Control Register 0 (TRCIOR0)
0125h	TRCIOR1					for Input Capture Function 19.4.2 Timer RC I/O Control Register 1 (TRCIOR1) for Input Capture Function 19.5.2 Timer RC I/O Control Register 0 (TRCIOR0) for Output Compare Function 19.5.3 Timer RC I/O Control Register 1 (TRCIOR1) for Output Compare Function
0126h 0127h	TRC	Valid	Valid	Valid	Valid	19.2.8 Timer RC Counter (TRC)
0128h 0129h	TRCGRA	Valid	Valid	Valid	Valid	19.2.9 Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)
012Ah 012Bh	TRCGRB					
012Ch 012Dh	TRCGRC					
012Eh 012Fh	TRCGRD					
0130h	TRCCR2	_	Valid	Valid	Valid	19.2.10 Timer RC Control Register 2 (TRCCR2)
0131h	TRCDF	Valid	_		Valid	19.2.11 Timer RC Digital Filter Function Select Register (TRCDF)
0132h	TRCOER		Valid	Valid	Valid	19.2.12 Timer RC Output Master Enable Register (TRCOER)
0133h	TRCADCR	_	Valid	Valid	Valid	19.2.13 Timer RC Trigger Control Register (TRCADCR)
0181h	TRBRCSR	Valid	Valid	Valid	Valid	19.2.14 Timer RB/RC Pin Select Register (TRBRCSR)
0182h	TRCPSR0	Valid	Valid	Valid	Valid	19.2.15 Timer RC Pin Select Register 0 (TRCPSR0)
0183h	TRCPSR1	Valid	Valid	Valid	Valid	19.2.16 Timer RC Pin Select Register 1 (TRCPSR1)

—: Invalid

19.2.1 Module Standby Control Register (MSTCR)

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	MSTSCU	_	MSTTRC	_	MSTIIC0	MSTIIC3	MSTIIC2	MSTIIC1
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	MSTIIC1	SSU_1, IIC_1 standby bit	0: Active	R/W
			1: Standby ⁽¹⁾	
b1	MSTIIC2	SSU_2, IIC_2 standby bit	0: Active	R/W
			1: Standby ⁽²⁾	
b2	MSTIIC3	SSU_3, IIC_3 standby bit	0: Active	R/W
			1: Standby ⁽³⁾	
b3	MSTIIC0	SSU_0, IIC_0 standby bit	0: Active	R/W
			1: Standby ⁽⁴⁾	
b4	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	_
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby ⁽⁵⁾	
b6	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	_
b7	MSTSCU	Sensor control unit standby bit	0: Active	R/W
			1: Standby ⁽⁶⁾	

- 1. Stop the SSU and the IIC_1 bus functions before setting to standby. When the MSTIIC1 bit is set to 1 (standby), any access to the SSU 1, and IIC 1 associated registers (addresses 0213h to 021Dh) is disabled.
- 2. Stop the SSU and the IIC_2 bus functions before setting to standby. When the MSTIIC2 bit is set to 1 (standby), any access to the SSU_2, and IIC_2 associated registers (addresses 0233h to 023Dh) is disabled.
- 3. Stop the SSU and the IIC_3 bus functions before setting to standby. When the MSTIIC3 bit is set to 1 (standby), any access to the SSU_3, and IIC_3 associated registers (addresses 0253h to 025Dh) is disabled.
- 4. Stop the SSU and the IIC_0 bus functions before setting to standby. When the MSTIIC0 bit is set to 1 (standby), any access to the SSU_0, and IIC_0 associated registers (addresses 0193h to 019Dh) is disabled.
- 5. Stop the timer RC function before setting to standby. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 6. Stop the Sensor Control Unit function before setting to standby. When the MSTSCU bit is set to 1 (standby), any access to the sensor control unit associated registers (addresses 02C0h to 02D3h) is disabled.

19.2.2 Timer RC Mode Register (TRCMR)

Address 0120h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TSTART	_	BFD	BFC	PWM2	PWMD	PWMC	PWMB
After Reset	0	1	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	PWMB	PWM mode of TRCIOB select bit (1)	0: Timer mode 1: PWM mode	R/W
b1	PWMC	PWM mode of TRCIOC select bit (1)	0: Timer mode 1: PWM mode	R/W
b2	PWMD	PWM mode of TRCIOD select bit (1)	0: Timer mode 1: PWM mode	R/W
b3	PWM2	PWM2 mode select bit	0: PWM 2 mode 1: Timer mode or PWM mode	R/W
b4	BFC	TRCGRC register function select bit (2)	General register Buffer register of TRCGRA register	R/W
b5	BFD	TRCGRD register function select bit	General register Buffer register of TRCGRB register	R/W
b6	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b7	TSTART	TRC count start bit	0: Count stops 1: Count starts	R/W

Notes:

- 1. These bits are enabled when the PWM2 bit is set to 1 (timer mode or PWM mode).
- 2. Set the BFC bit to 0 (general register) in PWM2 mode.

For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.

19.2.3 Timer RC Control Register 1 (TRCCR1)

Address 0121h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR	TCK2	TCK1	TCK0	TOD	TOC	TOB	TOA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	TRCIOA output level select bit (1)	Function varies according to the operating mode	R/W
b1	TOB	TRCIOB output level select bit (1)	(function).	R/W
b2	TOC	TRCIOC output level select bit (1)		R/W
b3	TOD	TRCIOD output level select bit (1)		R/W
b4	TCK0	Count source select bit (1)	b6 b5 b4 0 0 0: f1	R/W
b5	TCK1		0 0 0 1: f2	R/W
b6	TCK2		0 1 0: f4 0 1 1: f8	R/W
			1 0 0: f32 1 0 1: TRCCLK input rising edge 1 1 0: fOCO40M 1 1 1: fOCO-F (2)	
b7	CCLR	TRC counter clear select bit	Disable clear (free-running operation) Clear TRC counter by input capture or by compare match in TRCGRA	R/W

Notes:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

19.2.4 Timer RC Interrupt Enable Register (TRCIER)

Address 0122h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	OVIE	_	_	_	IMIED	IMIEC	IMIEB	IMIEA
After Reset	0	1	1	1	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMIEA	Input capture/compare match interrupt	0: Disable interrupt (IMIA) by the IMFA bit	R/W
		enable bit A	1: Enable interrupt (IMIA) by the IMFA bit	
b1	IMIEB	Input capture/compare match interrupt	0: Disable interrupt (IMIB) by the IMFB bit	R/W
		enable bit B	1: Enable interrupt (IMIB) by the IMFB bit	
b2	IMIEC	Input capture/compare match interrupt	0: Disable interrupt (IMIC) by the IMFC bit	R/W
		enable bit C	1: Enable interrupt (IMIC) by the IMFC bit	
b3	IMIED	Input capture/compare match interrupt	0: Disable interrupt (IMID) by the IMFD bit	R/W
		enable bit D	1: Enable interrupt (IMID) by the IMFD bit	
b4	_	Nothing is assigned. If necessary, set to 0	When read, the content is 1.	—
b5	_			
b6	_			
b7	OVIE	Overflow interrupt enable bit	0: Disable interrupt (OVI) by the OVF bit	R/W
			1: Enable interrupt (OVI) by the OVF bit	

19.2.5 Timer RC Status Register (TRCSR)

Address 0123h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	OVF	_	_	_	IMFD	IMFC	IMFB	IMFA
After Reset	0	1	1	1	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IMFA	Input capture/compare match flag A	[Source for setting this bit to 0]	R/W
b1	IMFB	Input capture/compare match flag B	Write 0 after read. (1)	R/W
b2	IMFC	Input capture/compare match flag C	[Source for setting this bit to 1]	R/W
b3	IMFD	Input capture/compare match flag D	Refer to Table 19.4 Source for Setting Bit of Each Flag to 1 .	R/W
b4	_	Nothing is assigned. If necessary, set to	0. When read, the content is 1.	_
b5	_			
b6	_			
b7	OVF	Overflow flag	[Source for setting this bit to 0] Write 0 after read. (1) [Source for setting this bit to 1] Refer to Table 19.4 Source for Setting Bit of Each Flag to 1.	R/W

Note:

- 1. The writing results are as follows:
 - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
 - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)
 - This bit remains unchanged if 1 is written to it.

Table 19.4 Source for Setting Bit of Each Flag to 1

Bit Symbol	Timer	Mode	PWM Mode	PWM2 Mode	
Dit Symbol	Input capture Function Output Compare Functi		F VVIVI IVIOGE	F WIVIZ IVIOUE	
IMFA	TRCIOA pin input edge (1)	When the values of the regist	ers TRC and TRCGR	A match.	
IMFB	TRCIOB pin input edge (1)	When the values of the regist	ers TRC and TRCGRI	B match.	
IMFC	TRCIOC pin input edge (1)	When the values of the regist	ers TRC and TRCGR	C match. (2)	
IMFD	TRCIOD pin input edge (1) When the values of the registers TRC a			D match. (2)	
OVF	When the TRC register overf	When the TRC register overflows.			

- 1. Edge selected by bits IOj1 to IOj0 (j = A, B, C, or D).
- 2. Includes the condition that bits BFC and BFD are set to 1 (buffer registers of registers TRCGRA and TRCGRB).

19.2.6 Timer RC I/O Control Register 0 (TRCIOR0)

Address 0124h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IOA0	TRCGRA control bit	Function varies according to the operating mode	R/W
b1	IOA1		(function).	R/W
b2	IOA2	TRCGRA mode select bit (1)	O: Output compare function I: Input capture function	R/W
b3	IOA3	TRCGRA input capture input switch bit (3)	0: fOCO128 signal 1: TRCIOA pin input	R/W
b4	IOB0	TRCGRB control bit	Function varies according to the operating mode	R/W
b5	IOB1		(function).	R/W
b6	IOB2	TRCGRB mode select bit (2)	O: Output compare function I: Input capture function	R/W
b7	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	

Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.
- 3. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

The TRCIOR0 register is enabled in timer mode. It is disabled in modes PWM and PWM2.

19.2.7 Timer RC I/O Control Register 1 (TRCIOR1)

Address 0125h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IOC0	TRCGRC control bit	Function varies according to the operating mode	R/W
b1	IOC1		(function).	R/W
b2	IOC2	TRCGRC mode select bit (1)	O: Output compare function I: Input capture function	R/W
b3	IOC3	TRCGRC register function select bit	TRCIOA output register General register or buffer register	R/W
b4	IOD0	TRCGRD control bit	Function varies according to the operating mode	R/W
b5	IOD1		(function).	R/W
b6	IOD2	TRCGRD mode select bit (2)	O: Output compare function I: Input capture function	R/W
b7	IOD3	TRCGRD register function select bit	TRCIOB output register General register or buffer register	R/W

Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

The TRCIOR1 register is enabled in timer mode. It is disabled in modes PWM and PWM2.

19.2.8 Timer RC Counter (TRC)

Address 0127h to 0126h


Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_		_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	1	_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0

Ī	Bit	Function	Setting Range	R/W
Ī	b15 to b0	Count a count source. Count operation is incremented.	0000h to FFFFh	R/W
		When an overflow occurs, the OVF bit in the TRCSR register is set to 1.		

Access the TRC register in 16-bit units. Do not access it in 8-bit units.

19.2.9 Timer RC General Registers A, B, C, and D (TRCGRA, TRCGRB, TRCGRC, TRCGRD)

Address 0129h to 0128h (TRCGRA), 012Bh to 012Ah (TRCGRB), 012Dh to 012Ch (TRCGRC), 012Fh to 012Eh (TRCGRD)



Bit	Function	R/W
h15 to h0	Function varios according to the approxima mode	D/\//

Access registers TRCGRA to TRCGRD in 16-bit units. Do not access them in 8-bit units.

Symbol After Reset

19.2.10 Timer RC Control Register 2 (TRCCR2)

Address 0130h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCEG1	TCEG0	CSEL	_	_	POLD	POLC	POLB
After Reset	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	PWM mode output level control	0: TRCIOB output level selected as "L" active	R/W
		bit B ⁽¹⁾	1: TRCIOB output level selected as "H" active	
b1	POLC	PWM mode output level control	0: TRCIOC output level selected as "L" active	R/W
		bit C ⁽¹⁾	1: TRCIOC output level selected as "H" active	
b2	POLD	PWM mode output level control	0: TRCIOD output level selected as "L" active	R/W
		bit D ⁽¹⁾	1: TRCIOD output level selected as "H" active	
b3	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 1.	_
b4	_			
b5	CSEL	TRC count operation select bit (2)	0: Count continues at compare match with the	R/W
			TRCGRA register	
			1: Count stops at compare match with the TRCGRA	
			register	
b6	TCEG0	TRCTRG input edge select bit (3)	0 0: Disable the trigger input from the TRCTRG pin	R/W
b7	TCEG1		0 1: Rising edge selected	R/W
			1 0: Falling edge selected	
			1 1: Both edges selected	
			1 1. Doill edges selected	

Notes:

- 1. Enabled when in PWM mode.
- 2. Enabled when in the output compare function, PWM mode, or PWM2 mode. For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.
- 3. Enabled when in PWM2 mode.

19.2.11 Timer RC Digital Filter Function Select Register (TRCDF)

Address 0131h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DFCK1	DFCK0	_	DFTRG	DFD	DFC	DFB	DFA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	DFA	TRCIOA pin digital filter function select bit (1)	0: Function is not used	R/W
b1	DFB	TRCIOB pin digital filter function select bit (1)	1: Function is used	R/W
b2	DFC	TRCIOC pin digital filter function select bit (1)		R/W
b3	DFD	TRCIOD pin digital filter function select bit (1)		R/W
b4	DFTRG	TRCTRG pin digital filter function select bit (2)		R/W
b5	_	Nothing is assigned. If necessary, set to 0. Wh	nen read, the content is 0.	_
b6 b7	DFCK0 DFCK1	Clock select bits for digital filter function (1, 2)	b7 b6 0 0: f32 0 1: f8 1 0: f1 1 1: Count source (clock selected by bits TCK2 to TCK0 in the TRCCR1 register)	R/W R/W

- 1. These bits are enabled for the input capture function.
- 2. These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).

19.2.12 Timer RC Output Master Enable Register (TRCOER)

Address 0132h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol PTO ED EC ΕB EΑ

Bit	Symbol	Bit Name	Function	R/W
b0	EA	TRCIOA output disable bit ⁽¹⁾	Enable output The TRCIOA pin is used as a programmable I/O port.)	R/W
b1	EB	TRCIOB output disable bit (1)	Disable output The TRCIOB pin is used as a programmable I/O port.)	R/W
b2	EC	TRCIOC output disable bit (1)	Disable output The TRCIOC pin is used as a programmable I/O port.)	R/W
b3	ED	TRCIOD output disable bit (1)	Disable output The TRCIOD pin is used as a programmable I/O port.)	R/W
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 1.	
b5	_			
b6	_			
b7	PTO	INTO of pulse output forced cutoff signal input enabled bit	O: Pulse output forced cutoff input disabled 1: Pulse output forced cutoff input enabled (Bits EA, EB, EC, and ED are set to 1 (disable output) when "L" is applied to the INTO pin)	R/W

Note:

After Reset

0

19.2.13 Timer RC Trigger Control Register (TRCADCR)

Address 0133h Bit b6 b5 b4 b3 b2 b0 b7 b1 ADTRGDE ADTRGCE ADTRGBE ADTRGAE Symbol After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	ADTRGAE	A/D trigger A enable bit	A/D trigger disabled A/D trigger generated at compare match with registers TRC and TRCGRA	R/W
b1	ADTRGBE	A/D trigger B enable bit	A/D trigger disabled A/D trigger generated at compare match with registers TRC and TRCGRB	R/W
b2	ADTRGCE	A/D trigger C enable bit	A/D trigger disabled A/D trigger generated at compare match with registers TRC and TRCGRC	R/W
b3	ADTRGDE	A/D trigger D enable bit	A/D trigger disabled A/D trigger generated at compare match with registers TRC and TRCGRD	R/W
b4	_	Nothing is assigned. If necessa	ry, set to 0. When read, the content is 0.	
b5	_			
b6	_			
b7	_			

^{1.} These bits are disabled for input pins set to the input capture function.

19.2.14 Timer RB/RC Pin Select Register (TRBRCSR)

Address 0181h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	TRCCLKSEL1	TRCCLKSEL0	_	_	_	TRBOSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W	
b0	TRBOSEL0	TRBO pin select bit	0: P1_3 assigned	R/W	
			1: P3_1 assigned		
b1	_	Reserved bits	Set to 0.	R/W	
b2	_			R/W	
b3	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_	
b4	TRCCLKSEL0	TRCCLK pin select bit	b5 b4	R/W	
b5	TRCCLKSEL1		0 0: TRCCLK pin not used 0 1: P1_4 assigned	R/W	
			1 0: P3_3 assigned		
			1 1: Do not set.		
1.0		D 11.7	20	D // //	
b6	_	Reserved bit	Set to 0.	R/W	
b7	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.			

The TRBRCSR register selects which pin is assigned to the timer RB and timer RC I/O. To use the I/O pin for timer RB and timer RC, set this register.

Set the TRBOSEL0 bit before setting the timer RB associated registers. Set bits TRCCLKSEL0 to TRCCLKSEL1 before setting the timer RC associated registers. Also, do not change the setting values of the TRBOSEL0 bit during timer RB operation. Do not change the setting values of bits TRCCLKSEL0 to TRCCLKSEL1 during timer RC operation.

19.2.15 Timer RC Pin Select Register 0 (TRCPSR0)

Address 0182h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	TRCIOBSEL2	TRCIOBSEL1	TRCIOBSEL0	_	TRCIOASEL2	TRCIOASEL1	TRCIOASEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W		
b0 b1 b2	TRCIOASEL0 TRCIOASEL1 TRCIOASEL2	TRCIOA/TRCTRG pin select bit	b2 b1 b0 0 0 0: TRCIOA/TRCTRG pin not used 0 0 1: P1_1 assigned 0 1 0: P0_0 assigned 0 1 1: P0_1 assigned 1 0 0: P0_2 assigned Other than above: Do not set.	R/W R/W R/W		
b3	_	othing is assigned. If necessary, set to 0. When read, the content is 0.				
b4 b5 b6	TRCIOBSEL0 TRCIOBSEL1 TRCIOBSEL2	TRCIOB pin select bit	b6 b5 b4 0 0 0: TRCIOB pin not used 0 0 1: P1_2 assigned 0 1 0: P0_3 assigned 0 1 1: P0_4 assigned 1 0 0: P0_5 assigned 1 0 1: P2_0 assigned 1 1 0: P6_5 assigned Other than above: Do not set.	R/W R/W R/W		
b7	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_		

The TRCPSR0 register selects which pin is assigned to the timer RC I/O. To use the I/O pin for timer RC, set this register.

Set the TRCPSR0 register before setting the timer RC associated registers. Also, do not change the setting value in this register during timer RC operation.

19.2.16 Timer RC Pin Select Register 1 (TRCPSR1)

Address 0183h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	TRCIODSEL2	TRCIODSEL1	TRCIODSEL0	_	TRCIOCSEL2	TRCIOCSEL1	TRCIOCSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TRCIOCSEL0	TRCIOC pin select bit	b2 b1 b0	R/W
b1	TRCIOCSEL1		0 0 0: TRCIOC pin not used	R/W
b2	TRCIOCSEL2		0 0 1: P1_3 assigned 0 1 0: P3_4 assigned	R/W
			0 1 1: P0_7 assigned	
			1 0 0: P2_1 assigned	
			1 0 1: P6_6 assigned	
			Other than above: Do not set.	
b3	_	Nothing is assigned. If necessary, set t		
	TDOIODOELO		Tb6 b5 b4	D ///
b4		TRCIOD pin select bit	0 0 0: TRCIOD pin not used	R/W
b5	TRCIODSEL1		0 0 1: P1_0 assigned	R/W
b6	TRCIODSEL2		0 1 0: P3_5 assigned	R/W
			0 1 1: P0_6 assigned	
			1 0 0: P2_2 assigned	
			1 0 1: P6_7 assigned	
			Other than above: Do not set.	
b7	_	Nothing is assigned. If necessary, set	o 0. When read, the content is 0.	_

The TRCPSR1 register selects which pin is assigned to the timer RC I/O. To use the I/O pin for timer RC, set this register.

Set the TRCPSR1 register before setting the timer RC associated registers. Also, do not change the setting value in this register during timer RC operation.

19.3 Common Items for Multiple Modes

19.3.1 Count Source

The method of selecting the count source is common to all modes.

Table 19.5 lists the Count Source Selection and Figure 19.2 shows a Count Source Block Diagram.

Table 19.5 Count Source Selection

Count Source	Selection Method
f1, f2, f4, f8, f32	Count source selected using bits TCK2 to TCK0 in TRCCR1 register
fOCO40M fOCO-F	FRA00 bit in FRA0 register set to 1 (high-speed on-chip oscillator on) Bits TCK2 to TCK0 in TRCCR1 register are set to 110b (fOCO40M) Bits TCK2 to TCK0 in TRCCR1 register are set to 111b (fOCO-F)
External signal input to TRCCLK pin	Bits TCK2 to TCK0 in TRCCR1 register are set to 101b (count source is rising edge of external clock) and the corresponding direction bit in the corresponding direction register is set to 0 (input mode)




Figure 19.2 Count Source Block Diagram

The pulse width of the external clock input to the TRCCLK pin should be three cycles or more of the timer RC operation clock (refer to **Table 19.1 Timer RC Operation Clock**).

To select fOCO40M or fOCO-F as the count source, set the FRA00 bit in the FRA0 register set to 1 (high-speed on-chip oscillator on), and then set bits TCK2 to TCK0 in the TRCCR1 register to 110b (fOCO40M) or 111b (fOCO-F).

19.3.2 Buffer Operation

Bits BFC and BFD in the TRCMR register are used to select the TRCGRC or TRCGRD register as the buffer register for the TRCGRA or TRCGRB register.

- Buffer register for TRCGRA register: TRCGRC register
- Buffer register for TRCGRB register: TRCGRD register

Buffer operation differs depending on the mode.

Table 19.6 lists the Buffer Operation in Each Mode, Figure 19.3 shows the Buffer Operation for Input Capture Function, and Figure 19.4 shows the Buffer Operation for Output Compare Function.

Table 19.6 Buffer Operation in Each Mode

Function, Mode	Transfer Timing	Transfer Destination Register
Input capture function	Input capture signal input	Contents of TRCGRA (TRCGRB) register are transferred to buffer register
Output compare function	Compare match between TRC register and TRCGRA (TRCGRB)	Contents of buffer register are transferred to TRCGRA (TRCGRB)
PWM mode	register	register
PWM2 mode	Compare match between TRC register and TRCGRA register TRCTRG pin trigger input	Contents of buffer register (TRCGRD) are transferred to TRCGRB register




Figure 19.3 Buffer Operation for Input Capture Function




Figure 19.4 Buffer Operation for Output Compare Function

Make the following settings in timer mode.

- To use the TRCGRC register as the buffer register for the TRCGRA register: Set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- To use the TRCGRD register as the buffer register for the TRCGRB register: Set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

The output compare function, PWM mode, or PWM2 mode, and the TRCGRC or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 when a compare match with the TRC register occurs.

The input capture function and the TRCGRC register or TRCGRD register is functioning as a buffer register, the IMFC bit or IMFD bit in the TRCSR register is set to 1 at the input edge of a signal input to the TRCIOC pin or TRCIOD pin.

19.3.3 Digital Filter

The input to TRCTRG or TRCIOj (j = A, B, C, or D) is sampled, and the level is considered to be determined when three matches occur. The digital filter function and sampling clock are selected using the TRCDF register. Figure 19.5 shows a Digital Filter Block Diagram.




Figure 19.5 Digital Filter Block Diagram

19.3.4 Forced Cutoff of Pulse Output

When using the timer mode's output compare function, the PWM mode, or the PWM2 mode, pulse output from the TRCIOj (j = A, B, C, or D) output pin can be forcibly cut off and the TRCIOj pin set to function as a programmable I/O port by means of input to the $\overline{\text{INTO}}$ pin.

A pin used for output by the timer mode's output compare function, the PWM mode, or the PWM2 mode can be set to function as the timer RC output pin by setting the Ej bit in the TRCOER register to 0 (timer RC output enabled). If "L" is input to the $\overline{\text{INT0}}$ pin while the PTO bit in the TRCOER register is set to 1 (pulse output forced cutoff signal input $\overline{\text{INT0}}$ enabled), bits EA, EB, EC, and ED in the TRCOER register are all set to 1 (timer RC output disabled, TRCIOj output pin functions as the programmable I/O port). When one or two cycles of the timer RC operation clock after "L" input to the $\overline{\text{INT0}}$ pin (refer to **Table 19.1 Timer RC Operation Clock**) has elapsed, the TRCIOj output pin becomes a programmable I/O port.

Make the following settings to use this function:

- Set the pin state following forced cutoff of pulse output (high impedance (input), "L" output, or "H" output) (refer to 7. I/O Ports).
- Set the INT0EN bit in the INTEN register to 1 (INT0 input enabled) and the INT0PL bit to 0 (one edge), and set the POL bit in the INT0IC register to 0 (falling edge selected).
- Set the PD4_5 bit in the PD4 register to 0 (input mode).
- Select the INTO digital filter by bits INTOF1 to INTOF0 in the INTF register.
- Set the PTO bit in the TRCOER register to 1 (pulse output forced cutoff signal input INTO enabled).

The IR bit in the INT0IC register is set to 1 (interrupt requested) in accordance with the setting of the POL bit in the INT0IC register and the INT0PL bit in the INTEN register, and a change in the INT0 pin input (refer to 11.8 Notes on Interrupts).

For details on interrupts, refer to 11. Interrupts.




Figure 19.6 Forced Cutoff of Pulse Output

19.4 Timer Mode (Input Capture Function)

This function measures the width or period of an external signal. An external signal input to the TRCIOj (j = A, B, C, or D) pin acts as a trigger for transferring the contents of the TRC register (counter) to the TRCGRj register (input capture). The input capture function, or any other mode or function, can be selected for each individual pin. The TRCGRA register can also select fOCO128 signal as input-capture trigger input.

Table 19.7 lists the Input Capture Function Specifications, Figure 19.7 shows a Block Diagram of Input Capture Function, Table 19.8 lists the Functions of TRCGRj Register when Using Input Capture Function, and Figure 19.8 shows an Operating Example of Input Capture Function.

Table 19.7 Input Capture Function Specifications

ltem	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, fOCO-F
	External signal input to TRCCLK pin (rising edge)
Count operation	Increment
Count period	 The CCLR bit in the TRCCR1 register is set to 0 (free running operation): 1/fk x 65,536 fk: Count source frequency The CCLR bit in the TRCCR1 register is set to 1 (TRC register set to 0000h at TRCGRA input capture): 1/fk x (n+1) n: TRCGRA register setting value
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	0 (count stops) is written to the TSTART bit in the TRCMR register. The TRC register retains a value before count stops.
Interrupt request generation timing	 Input capture (valid edge of TRCIOj input or fOCO128 signal edge) The TRC register overflows.
TRCIOA, TRCIOB, TRCIOC, and TRCIOD pin functions	Programmable I/O port or input capture input (selectable individually for each pin)
INTO pin function	Programmable I/O port or INT0 interrupt input
Read from timer	The count value can be read by reading TRC register.
Write to timer	The TRC register can be written to.
Selectable functions	 Input capture input pin selection One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD Input capture input valid edge selection Rising edge, falling edge, or both rising and falling edges Buffer operation (refer to 19.3.2 Buffer Operation) Digital filter (refer to 19.3.3 Digital Filter) Timing for setting the TRC register to 0000h Overflow or input capture Input-capture trigger selected fOCO128 can be selected for input-capture trigger input of the TRCGRA register.

j = A, B, C, or D




Figure 19.7 Block Diagram of Input Capture Function

19.4.1 Timer RC I/O Control Register 0 (TRCIOR0) for Input Capture Function

Address 0124h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOA0 IOA1	TRCGRA control bit	bi bo 0 0: Input capture to the TRCGRA register at the rising edge 0 1: Input capture to the TRCGRA register at the falling edge 1 0: Input capture to the TRCGRA register at both edges 1 1: Do not set.	R/W R/W
b2	IOA2	TRCGRA mode select bit (1)	Set to 1 (input capture) in the input capture function.	R/W
b3	IOA3	TRCGRA input capture input switch bit (3)	0: fOCO128 signal 1: TRCIOA pin input	R/W
b4 b5	IOB0 IOB1	TRCGRB control bit	 b5 b4 0 0: Input capture to the TRCGRB register at the rising edge 0 1: Input capture to the TRCGRB register at the falling edge 1 0: Input capture to the TRCGRB register at both edges 1 1: Do not set. 	R/W R/W
b6	IOB2	TRCGRB mode select bit (2)	Set to 1 (input capture) in the input capture function.	R/W
b7	_	Nothing is assigned. If necessary, se	t to 0. When read, the content is 1.	_

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.
- 3. The IOA3 bit is enabled when the IOA2 bit is set to 1 (input capture function).

19.4.2 Timer RC I/O Control Register 1 (TRCIOR1) for Input Capture Function

Address 0125h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOC0 IOC1	TRCGRC control bit	 b1 b0 0 0: Input capture to the TRCGRC register at the rising edge 0 1: Input capture to the TRCGRC register at the falling edge 1 0: Input capture to the TRCGRC register at both edges 1 1: Do not set. 	R/W R/W
b2	IOC2	TRCGRC mode select bit (1)	Set to 1 (input capture) in the input capture function.	R/W
b3	IOC3	TRCGRC register function select bit	Set to 1.	R/W
b4	IOD0	TRCGRD control bit	b5 b4	R/W
b5	IOD1		 0 0: Input capture to the TRCGRD register at the rising edge 0 1: Input capture to the TRCGRD register at the falling edge 1 0: Input capture to the TRCGRD register at both edges 1 1: Do not set. 	R/W
b6	IOD2	TRCGRD mode select bit (2)	Set to 1 (input capture) in the input capture function.	R/W
b7	IOD3	TRCGRD register function select bit	Set to 1.	R/W

Notes:

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in the TRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

Table 19.8 Functions of TRCGRj Register when Using Input Capture Function

Register	Setting	Register Function	Input Capture Input Pin
TRCGRA	_	General register. Can be used to read the TRC register value	TRCIOA
TRCGRB		at input capture.	TRCIOB
TRCGRC	BFC = 0	General register. Can be used to read the TRC register value	TRCIOC
TRCGRD	BFD = 0	at input capture.	TRCIOD
TRCGRC	BFC = 1	Buffer registers. Can be used to hold transferred value from	TRCIOA
TRCGRD	BFD = 1	the general register (refer to 19.3.2 Buffer Operation).	TRCIOB

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

19.4.3 Operating Example




Figure 19.8 Operating Example of Input Capture Function

19.5 Timer Mode (Output Compare Function)

This function detects when the contents of the TRC register (counter) and the TRCGRj register (j = A, B, C, or D) match (compare match). When a match occurs a signal is output from the TRCIOj pin at a given level. The output compare function, or other mode or function, can be selected for each individual pin.

Table 19.9 lists the Output Compare Function Specifications, Figure 19.9 shows a Block Diagram of Output Compare Function, Table 19.10 lists the Functions of TRCGRj Register when Using Output Compare Function, and Figure 19.10 shows an Operating Example of Output Compare Function.

Table 19.9 Output Compare Function Specifications

Specification
f1, f2, f4, f8, f32, fOCO40M, fOCO-F
External signal input to TRCCLK pin (rising edge)
Increment
 The CCLR bit in the TRCCR1 register is set to 0 (free running operation): 1/fk × 65,536 fk: Count source frequency The CCLR bit in the TRCCR1 register is set to 1 (TRC register set to 0000h at TRCGRA compare match): 1/fk × (n+1) n: TRCGRA register setting value
Compare match
1 (count starts) is written to the TSTART bit in the TRCMR register.
 When the CSEL bit in the TRCCR2 register is set to 0 (count continues after compare match with TRCGRA). 0 (count stops) is written to the TSTART bit in the TRCMR register. The output compare output pin retains output level before count stops, the TRC register retains a value before count stops. When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with TRCGRA register). The count stops at the compare match with the TRCGRA register. The output compare output pin retains the level after the output is changed by the compare match.
Compare match (contents of registers TRC and TRCGRj match)
• The TRC register overflows.
Programmable I/O port or output compare output (selectable individually for each pin)
Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input
The count value can be read by reading the TRC register.
The TRC register can be written to.
 Output compare output pin selection One or more of pins TRCIOA, TRCIOB, TRCIOC, and TRCIOD Compare match output level selection "L" output, "H" output, or toggle output Initial output level selection Sets output level for period from count start to compare match Timing for setting the TRC register to 0000h Overflow or compare match with the TRCGRA register Buffer operation (refer to 19.3.2 Buffer Operation) Pulse output forced cutoff signal input (refer to 19.3.4 Forced Cutoff of Pulse Output) Can be used as an internal timer by disabling timer RC output Changing output pins for registers TRCGRC and TRCGRD TRCGRC can be used for output control of the TRCIOA pin and TRCGRD can be used for output control of the TRCIOB pin.

j = A, B, C, or D




Figure 19.9 Block Diagram of Output Compare Function

19.5.1 Timer RC Control Register 1 (TRCCR1) for Output Compare Function

Address 0121h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR	TCK2	TCK1	TCK0	TOD	TOC	TOB	TOA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	TRCIOA output level select bit (1, 2)		R/W
b1	TOB	TRCIOB output level select bit (1, 2)	1: Initial output "H"	R/W
b2	TOC	TRCIOC output level select bit (1, 2)		R/W
b3	TOD	TRCIOD output level select bit (1, 2)		R/W
b4	TCK0	Count source select bit (1)	b6 b5 b4 0 0 0; f1	R/W
b5	TCK1		0 0 1: f2	R/W
b6	TCK2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: TRCCLK input rising edge	
			1 1 0: fOCO40M	
			1 1 1: fOCO-F ⁽³⁾	
b7	CCLR	TRC counter clear select bit	0: Disable clear (free-running operation)	R/W
			1: Clear by compare match in the TRCGRA register	

Notes:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. If the pin function is set for waveform output (refer to **7.5 Port Settings**), the initial output level is output when the TRCCR1 register is set.
- 3. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

Table 19.10 Functions of TRCGRj Register when Using Output Compare Function

Register	Setting	Register Function	Output Compare Output Pin
TRCGRA	_	General register. Write a compare value to one of these	TRCIOA
TRCGRB		registers.	TRCIOB
TRCGRC	BFC = 0	General register. Write a compare value to one of these	TRCIOC
TRCGRD	BFD = 0	registers.	TRCIOD
TRCGRC	BFC = 1	Buffer register. Write the next compare value to one of	TRCIOA
TRCGRD	BFD = 1	these registers (refer to 19.3.2 Buffer Operation).	TRCIOB

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

19.5.2 Timer RC I/O Control Register 0 (TRCIOR0) for Output Compare Function

Address 0124h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOA0 IOA1	TRCGRA control bit	 bi bi oi 0 0: Disable pin output by compare match (TRCIOA pin functions as the programmable I/O port) 0 1: "L" output by compare match in the TRCGRA register 1 0: "H" output by compare match in the TRCGRA register 1 1: Toggle output by compare match in the TRCGRA register 	R/W R/W
b2	IOA2	TRCGRA mode select bit (1)	Set to 0 (output compare) in the output compare function.	R/W
b3	IOA3	TRCGRA input capture input switch bit	Set to 1.	R/W
b4 b5	IOB0 IOB1	TRCGRB control bit	 b5 b4 0 0: Disable pin output by compare match (TRCIOB pin functions as the programmable I/O port) 0 1: "L" output by compare match in the TRCGRB register 1 0: "H" output by compare match in the TRCGRB register 1 1: Toggle output by compare match in the TRCGRB register 	R/W R/W
b6	IOB2	TRCGRB mode select bit (2)	Set to 0 (output compare) in the output compare function.	R/W
b7	_	Nothing is assigned. If necessary	, set to 0. When read, the content is 1.	_

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in theTRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in the TRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

19.5.3 Timer RC I/O Control Register 1 (TRCIOR1) for Output Compare Function

Address 0125h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
After Reset	1	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	IOC0 IOC1	TRCGRC control bit	b1 b0 0 0: Disable pin output by compare match 0 1: "L" output by compare match in the TRCGRC register 1 0: "H" output by compare match in the TRCGRC register 1 1: Toggle output by compare match in the TRCGRC register	R/W R/W
b2	IOC2	TRCGRC mode select bit (1)	Set to 0 (output compare) in the output compare function.	R/W
b3	IOC3	TRCGRC register function select bit	TRCIOA output register General register or buffer register	R/W
b4 b5	IOD0 IOD1	TRCGRD control bit	b5 b4 0 0: Disable pin output by compare match 0 1: "L" output by compare match in the TRCGRD register 1 0: "H" output by compare match in the TRCGRD register 1 1: Toggle output by compare match in the TRCGRD register	R/W R/W
b6	IOD2	TRCGRD mode select bit (2)	Set to 0 (output compare) in the output compare function.	R/W
b7	IOD3	TRCGRD register function select bit	TRCIOB output register General register or buffer register	R/W

- 1. When the BFC bit in the TRCMR register is set to 1 (buffer register of TRCGRA register), set the IOC2 bit in theTRCIOR1 register to the same value as the IOA2 bit in the TRCIOR0 register.
- 2. When the BFD bit in the TRCMR register is set to 1 (buffer register of TRCGRB register), set the IOD2 bit in theTRCIOR1 register to the same value as the IOB2 bit in the TRCIOR0 register.

19.5.4 Timer RC Control Register 2 (TRCCR2) for Output Compare Function

Address 0130h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCEG1	TCEG0	CSEL	_	_	POLD	POLC	POLB
After Reset	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	PWM mode output level control bit B (1)	0: TRCIOB output level selected as "L" active 1: TRCIOB output level selected as "H" active	R/W
b1	POLC	PWM mode output level control bit C (1)	O: TRCIOC output level selected as "L" active 1: TRCIOC output level selected as "H" active	R/W
b2	POLD	PWM mode output level control bit D (1)	TRCIOD output level selected as "L" active TRCIOD output level selected as "H" active	R/W
b3	_	Nothing is assigned. If necessary, so	et to 0. When read, the content is 1.	_
b4	_			
b5	CSEL	TRC count operation select bit (2)	Count continues at compare match with the TRCGRA register Count stops at compare match with the TRCGRA register	R/W
b6	TCEG0	TRCTRG input edge select bit (3)	0 0: Disable the trigger input from the TRCTRG pin	R/W
b7	TCEG1		O 1: Rising edge selected 1 0: Falling edge selected 1 1: Both edges selected	R/W

- 1. Enabled when in PWM mode.
- 2. Enabled when in the output compare function, PWM mode, or PWM2 mode. For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.
- 3. Enabled when in PWM2 mode.

19.5.5 Operating Example




Figure 19.10 Operating Example of Output Compare Function

19.5.6 Changing Output Pins in Registers TRCGRC and TRCGRD

The TRCGRC register can be used for output control of the TRCIOA pin, and the TRCGRD register can be used for output control of the TRCIOB pin. Therefore, each pin output can be controlled as follows:

- TRCIOA output is controlled by the values in registers TRCGRA and TRCGRC.
- TRCIOB output is controlled by the values in registers TRCGRB and TRCGRD.

Change output pins in registers TRCGRC and TRCGRD as follows:

- Set the IOC3 bit in the TRCIOR1 register to 0 (TRCIOA output register) and set the IOD3 bit to 0 (TRCIOB output register).
- Set bits BFC and BFD in the TRCMR register to 0 (general register).
- Set different values in registers TRCGRC and TRCGRA. Also, set different values in registers TRCGRD and TRCGRB

Figure 19.12 shows an Operating Example When TRCGRC Register is Used for Output Control of TRCIOA Pin and TRCGRD Register is Used for Output Control of TRCIOB Pin.




Figure 19.11 Changing Output Pins in Registers TRCGRC and TRCGRD




Figure 19.12 Operating Example When TRCGRC Register is Used for Output Control of TRCIOA Pin and TRCGRD Register is Used for Output Control of TRCIOB Pin

19.6 PWM Mode

This mode outputs PWM waveforms. A maximum of three PWM waveforms with the same period are output. The PWM mode, or the timer mode, can be selected for each individual pin. (However, since the TRCGRA register is used when using any pin for the PWM mode, the TRCGRA register cannot be used for the timer mode.) Table 19.11 lists the PWM Mode Specifications, Figure 19.13 shows a PWM Mode Block Diagram, Table 19.12 lists the Functions of TRCGRh Register in PWM Mode, and Figures 19.14 and 19.15 show Operating Examples of PWM Mode.

Table 19.11 PWM Mode Specifications

Item	Specification
Count source	f1, f2, f4, f8, f32, fOCO40M, fOCO-F
	External signal input to TRCCLK pin (rising edge)
Count operation	Increment
PWM waveform	PWM period: 1/fk × (m+1)
	Active level width: 1/fk × (m-n)
	Inactive width: 1/fk × (n+1)
	fk: Count source frequency
	m: TRCGRA register setting value
	n: TRCGRj register setting value
	m+1
	n+1 m-n ("L" is active level)
Count start condition	1 (count starts) is written to the TSTART bit in the TRCMR register.
Count stop condition	When the CSEL bit in the TRCCR2 register is set to 0 (count continues)
	after compare match with TRCGRA).
	0 (count stops) is written to the TSTART bit in the TRCMR register.
	PWM output pin retains output level before count stops, TRC register
	retains value before count stops.
	• When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with TRCGRA register).
	The count stops at the compare match with the TRCGRA register. The
	PWM output pin retains the level after the output is changed by the
	compare match.
Interrupt request	Compare match (contents of registers TRC and TRCGRh match)
generation timing	The TRC register overflows.
TRCIOA pin function	Programmable I/O port
TRCIOB, TRCIOC, and	Programmable I/O port or PWM output (selectable individually for each pin)
TRCIOD pin functions	
INTO pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO
	interrupt input
Read from timer	The count value can be read by reading the TRC register.
Write to timer	The TRC register can be written to.
Selectable functions	One to three pins selectable as PWM output pins
	One or more of pins TRCIOB, TRCIOC, and TRCIOD
	Active level selectable for each pin
	• Initial level selectable for each pin
	Buffer operation (refer to 19.3.2 Buffer Operation) Bulge output forced outpff signal input (refer to 19.3.4 Forced Cutoff of
	 Pulse output forced cutoff signal input (refer to 19.3.4 Forced Cutoff of Pulse Output)
	• A/D trigger generation
	742 mggar gariation

j = B, C, or Dh = A, B, C, or D




Figure 19.13 PWM Mode Block Diagram

19.6.1 Timer RC Control Register 1 (TRCCR1) in PWM Mode

Address 0121h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR	TCK2	TCK1	TCK0	TOD	TOC	TOB	TOA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	TRCIOA output level select bit (1)	Disabled in PWM mode	R/W
b1	TOB	TRCIOB output level select bit (1, 2)	0: Initial output selected as non-active level	R/W
b2	TOC	TRCIOC output level select bit (1, 2)	1: Initial output selected as active level	R/W
b3	TOD	TRCIOD output level select bit (1, 2)		R/W
b4	TCK0	Count source select bit (1)	b6 b5 b4 0 0 0; f1	R/W
b5	TCK1		0 0 0 1: f2	R/W
b6	TCK2		0 1 0: f4	R/W
			0 1 1: f8	
			1 0 0: f32	
			1 0 1: TRCCLK input rising edge	
			1 1 0: fOCO40M	
			1 1 1: fOCO-F ⁽³⁾	
b7	CCLR	TRC counter clear select bit	0: Disable clear (free-running operation)	R/W
			1: Clear by compare match in the TRCGRA register	

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. If the pin function is set for waveform output (refer to **7.5 Port Settings**), the initial output level is output when the TRCCR1 register is set.
- 3. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

19.6.2 Timer RC Control Register 2 (TRCCR2) in PWM Mode

Address 0130h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCEG1	TCEG0	CSEL	_	_	POLD	POLC	POLB
After Reset	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	PWM mode output level control	0: TRCIOB output level selected as "L" active	R/W
		bit B ⁽¹⁾	1: TRCIOB output level selected as "H" active	
b1	POLC	PWM mode output level control	0: TRCIOC output level selected as "L" active	R/W
		bit C ⁽¹⁾	1: TRCIOC output level selected as "H" active	
b2	POLD	PWM mode output level control	0: TRCIOD output level selected as "L" active	R/W
		bit D ⁽¹⁾	1: TRCIOD output level selected as "H" active	
b3	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is 1.	_
b4	_			
b5	CSEL	TRC count operation select bit (2)	0: Count continues at compare match with the	R/W
			TRCGRA register	
			1: Count stops at compare match with the TRCGRA	
			register	
b6	TCEG0	TRCTRG input edge select bit (3)	b7 b6 0 0: Disable the trigger input from the TRCTRG pin	R/W
b7	TCEG1		0 1: Rising edge selected	R/W
			1 0: Falling edge selected	
			1 1: Both edges selected	

Notes:

- 1. Enabled when in PWM mode.
- 2. Enabled when in the output compare function, PWM mode, or PWM2 mode. For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.
- 3. Enabled when in PWM2 mode.

Table 19.12 Functions of TRCGRh Register in PWM Mode

Register	Setting	Register Function	PWM Output Pin
TRCGRA	_	General register. Set the PWM period.	_
TRCGRB	_	General register. Set the PWM output change point.	TRCIOB
TRCGRC	BFC = 0	General register. Set the PWM output change point.	TRCIOC
TRCGRD	BFD = 0		TRCIOD
TRCGRC	BFC = 1	Buffer register. Set the next PWM period (refer to 19.3.2 Buffer Operation).	_
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point (refer to 19.3.2 Buffer Operation).	TRCIOB

h = A, B, C, or D

BFC, BFD: Bits in TRCMR register

Note:

1. The output level does not change even when a compare match occurs if the TRCGRA register value (PWM period) is the same as the TRCGRB, TRCGRC, or TRCGRD register value.

19.6.3 Operating Example




Figure 19.14 Operating Example of PWM Mode




Figure 19.15 Operating Example of PWM Mode (Duty 0% and Duty 100%)

19.7 PWM2 Mode

This mode outputs a single PWM waveform. After a given wait duration has elapsed following the trigger, the pin output switches to active level. Then, after a given duration, the output switches back to inactive level. Furthermore, the counter stops at the same time the output returns to inactive level, making it possible to use PWM2 mode to output a programmable wait one-shot waveform.

Since timer RC uses multiple general registers in PWM2 mode, other modes cannot be used in conjunction with it. Figure 19.16 shows a PWM2 Mode Block Diagram, Table 19.13 lists the PWM2 Mode Specifications, Table 19.14 lists the Functions of TRCGRj Register in PWM2 Mode, and Figures 19.17 to 19.19 show Operating Examples of PWM2 Mode.




Figure 19.16 PWM2 Mode Block Diagram

Table 19.13 PWM2 Mode Specifications

Item	Specification						
Count source	f1, f2, f4, f8, f32, fOCO40M, fOCO-F						
	External signal input to TRCCLK pin (rising edge)						
Count operation	ncrement TRC register						
PWM waveform	PWM period: 1/fk × (m+1) (no TRCTRG input)						
	Active level width: 1/fk × (n-p)						
	Wait time from count start or trigger: 1/fk × (p+1)						
	fk: Count source frequency m: TRCGRA register setting value						
	n: TRCGRB register setting value						
	p: TRCGRC register setting value						
	TRCTRG input						
	→ m+1						
	n+1						
	TRCIOB output						
	 						
	(TRCTRG: Rising edge, active level is "H")						
Count start conditions							
Count start conditions	• Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 00b (TRCTRG trigger disabled) or the CSEL bit in the TRCCR2 register is set to 0 (count continues).						
	1 (count starts) is written to the TSTART bit in the TRCMR register.						
	• Bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG						
	trigger enabled) and the TSTART bit in the TRCMR register is set to 1 (count starts).						
	A trigger is input to the TRCTRG pin						
Count stop conditions	• 0 (count stops) is written to the TSTART bit in the TRCMR register while the CSEL bit						
	in the TRCCR2 register is set to 0 or 1.						
	The TRCIOB pin outputs the initial level in accordance with the value of the TOB bit in the TRCCR1 register. The TRC register retains the value before count stops.						
	• The count stops due to a compare match with TRCGRA while the CSEL bit in the						
	TRCCR2 register is set to 1						
	The TRCIOB pin outputs the initial level. The TRC register retains the value before						
	count stops if the CCLR bit in the TRCCR1 register is set to 0. The TRC register is						
Lata more to a a succession	set to 0000h if the CCLR bit in the TRCCR1 register is set to 1.						
Interrupt request generation timing	 Compare match (contents of TRC and TRCGRj registers match) The TRC register overflows 						
TRCIOA/TRCTRG pin	Programmable I/O port or TRCTRG input						
function	Trogrammable 1/0 port of TNOTNO input						
TRCIOB pin function	PWM output						
TRCIOC and	Programmable I/O port						
TRCIOD pin functions							
INTO pin function	Programmable I/O port, pulse output forced cutoff signal input, or INTO interrupt input						
Read from timer	The count value can be read by reading the TRC register.						
Write to timer	The TRC register can be written to.						
Selectable functions	External trigger and valid edge selection						
	The edge or edges of the signal input to the TRCTRG pin can be used as the PWM						
	output trigger: rising edge, falling edge, or both rising and falling edges						
	• Buffer operation (refer to 19.3.2 Buffer Operation)						
	• Pulse output forced cutoff signal input (refer to 19.3.4 Forced Cutoff of Pulse						
	Output) • Digital filter (refer to 19.3.3 Digital Filter)						
	• A/D trigger generation						
i – A B or C	T 1-1- m-93er Bernergren.						

j = A, B, or C

19.7.1 Timer RC Control Register 1 (TRCCR1) in PWM2 Mode

Address 0121h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	CCLR	TCK2	TCK1	TCK0	TOD	TOC	TOB	TOA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TOA	TRCIOA output level select bit (1)	Disabled in PWM2 mode	R/W
b1	ТОВ	TRCIOB output level select bit (1, 2)	O: Active level "H" (Initial output "L" "H" output by compare match in the TRCGRC register "L" output by compare match in the TRCGRB register) 1: Active level "L" (Initial output "H" "L" output by compare match in the TRCGRC register "H" output by compare match in the TRCGRB register "H" output by compare match in the TRCGRB register)	R/W
b2	TOC	TRCIOC output level select bit (1)	Disabled in PWM2 mode	R/W
b3	TOD	TRCIOD output level select bit (1)		R/W
b4 b5 b6	TCK0 TCK1 TCK2	Count source select bit (1)	b6 b5 b4 0 0 0: f1 0 0 1: f2 0 1 0: f4 0 1 1: f8 1 0 0: f32 1 0 1: TRCCLK input rising edge 1 1 0: fOCO40M 1 1 1: fOCO-F (3)	R/W R/W R/W
b7	CCLR	TRC counter clear select bit	Disable clear (free-running operation) Clear by compare match in the TRCGRA register	R/W

Notes:

- 1. Set to these bits when the TSTART bit in the TRCMR register is set to 0 (count stops).
- 2. If the pin function is set for waveform output (refer to **7.5 Port Settings**), the initial output level is output when the TRCCR1 register is set.
- 3. To select fOCO-F, set it to the clock frequency higher than the CPU clock frequency.

19.7.2 Timer RC Control Register 2 (TRCCR2) in PWM2 Mode

Address 0130h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TCEG1	TCEG0	CSEL	_	_	POLD	POLC	POLB
After Reset	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	POLB	PWM mode output level control bit B (1)	0: TRCIOB output level selected as "L" active 1: TRCIOB output level selected as "H" active	R/W
b 4	DOLC	- · · · -	·	D/M/
b1	POLC	PWM mode output level control bit C ⁽¹⁾	0: TRCIOC output level selected as "L" active 1: TRCIOC output level selected as "H" active	R/W
b2	POLD	PWM mode output level control bit D (1)	0: TRCIOD output level selected as "L" active 1: TRCIOD output level selected as "H" active	R/W
b3	_	Nothing is assigned. If necessary, so	et to 0. When read, the content is 1.	_
b4	_			
b5	CSEL	TRC count operation select bit (2)	O: Count continues at compare match with the TRCGRA register Count stops at compare match with the TRCGRA register	R/W
b6	TCEG0	TRCTRG input edge select bit (3)	0 0: Disable the trigger input from the TRCTRG pin	R/W
b7	TCEG1		O 1: Rising edge selected 1 0: Falling edge selected 1 1: Both edges selected	R/W

Notes:

- 1. Enabled when in PWM mode.
- 2. Enabled when in the output compare function, PWM mode, or PWM2 mode. For notes on PWM2 mode, refer to 19.9.6 TRCMR Register in PWM2 Mode.
- 3. Enabled when in PWM2 mode.

19.7.3 Timer RC Digital Filter Function Select Register (TRCDF) in PWM2 Mode

Address 0131h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	DFCK1	DFCK0	_	DFTRG	DFD	DFC	DFB	DFA
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	DFA	TRCIOA pin digital filter function select bit (1)	0: Function is not used	R/W
b1	DFB	TRCIOB pin digital filter function select bit (1)	1: Function is used	R/W
b2	DFC	TRCIOC pin digital filter function select bit (1)		R/W
b3	DFD	TRCIOD pin digital filter function select bit (1)		R/W
b4	DFTRG	TRCTRG pin digital filter function select bit (2)		R/W
b5	_	Nothing is assigned. If necessary, set to 0. Wh	nen read, the content is 0.	_
b6 b7	DFCK0 DFCK1	Clock select bits for digital filter function (1, 2)	b7 b6 0 0: f32 0 1: f8 1 0: f1 1 1: Count source (clock selected by bits TCK2 to TCK0 in the TRCCR1 register)	R/W R/W

Notes:

- 1. These bits are enabled for the input capture function.
- 2. These bits are enabled when in PWM2 mode and bits TCEG1 to TCEG0 in the TRCCR2 register are set to 01b, 10b, or 11b (TRCTRG trigger input enabled).

Table 19.14 Functions of TRCGRj Register in PWM2 Mode

Register	Setting	Register Function	PWM2 Output Pin
TRCGRA	_	General register. Set the PWM period.	TRCIOB pin
TRCGRB (1)	_	General register. Set the PWM output change point.	
TRCGRC (1)	BFC = 0	General register. Set the PWM output change point (wait time after trigger).	
TRCGRD	BFD = 0	(Not used in PWM2 mode)	_
TRCGRD	BFD = 1	Buffer register. Set the next PWM output change point (refer to 19.3.2 Buffer Operation).	TRCIOB pin

j = A, B, C, or D

BFC, BFD: Bits in TRCMR register

Note:

1. Do not set the TRCGRB and TRCGRC registers to the same value.

19.7.4 Operating Example




Figure 19.17 Operating Example of PWM2 Mode (TRCTRG Trigger Input Disabled)




Figure 19.18 Operating Example of PWM2 Mode (TRCTRG Trigger Input Enabled)




Figure 19.19 Operating Example of PWM2 Mode (Duty 0% and Duty 100%)

19.8 Timer RC Interrupt

Timer RC generates a timer RC interrupt request from five sources. The timer RC interrupt uses the single TRCIC register (bits IR and ILVL0 to ILVL2) and a single vector.

Table 19.15 lists the Registers Associated with Timer RC Interrupt and Figure 19.20 is a Timer RC Interrupt Block Diagram.

Table 19.15 Registers Associated with Timer RC Interrupt

Timer RC Status Register	Timer RC Interrupt Enable Register	Timer RC Interrupt Control Register
TRCSR	TRCIER	TRCIC




Figure 19.20 Timer RC Interrupt Block Diagram

Like other maskable interrupts, the timer RC interrupt is controlled by the combination of the I flag, IR bit, bits ILVL0 to ILVL2, and IPL. However, it differs from other maskable interrupts in the following respects because a single interrupt source (timer RC interrupt) is generated from multiple interrupt request sources.

- The IR bit in the TRCIC register is set to 1 (interrupt requested) when a bit in the TRCSR register is set to 1 and the corresponding bit in the TRCIER register is also set to 1 (interrupt enabled).
- The IR bit is set to 0 (no interrupt requested) when the bit in the TRCSR register or the corresponding bit in the TRCIER register is set to 0, or both are set to 0. In other words, the interrupt request is not maintained if the IR bit is once set to 1 but the interrupt is not acknowledged.
- If another interrupt source is triggered after the IR bit is set to 1, the IR bit remains set to 1 and does not change.
- If multiple bits in the TRCIER register are set to 1, use the TRCSR register to determine the source of the interrupt request.
- The bits in the TRCSR register are not automatically set to 0 when an interrupt is acknowledged. Set them to 0 within the interrupt routine. Refer to 19.2.5 Timer RC Status Register (TRCSR), for the procedure for setting these bits to 0.

Refer to 19.2.4 Timer RC Interrupt Enable Register (TRCIER), for details of the TRCIER register. Refer to 11.3 Interrupt Control, for details of the TRCIC register and 11.1.5.2 Relocatable Vector Tables, for information on interrupt vectors.

19.9 Notes on Timer RC

19.9.1 TRC Register

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

• Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.W #XXXXh, TRC ; Write

JMP.B L1 ; JMP.B instruction

L1: MOV.W TRC, DATA ; Read

19.9.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.B #XXh, TRCSR ; Write

JMP.B L1 ; JMP.B instruction

L1: MOV.B TRCSR, DATA ; Read

19.9.3 TRCCR1 Register

To set bits TCK2 to TCK0 in the TRCCR1 register to 111b (fOCO-F), set fOCO-F to the clock frequency higher than the CPU clock frequency.

19.9.4 Count Source Switching

• Stop the count before switching the count source.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of f1.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

• After switching the count source from fOCO-F to fOCO40M, allow a minimum of two cycles of fOCO-F to elapse after changing the clock setting before stopping fOCO-F.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of fOCO-F.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).
- After switching the count source from fOCO-F to a clock other than fOCO40M, allow a minimum of one cycle of fOCO-F + fOCO40M to elapse after changing the clock setting before stopping fOCO-F.
 Switching procedure
- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of one cycle of fOCO-F + fOCO40M.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

19.9.5 Input Capture Function

• Set the pulse width of the input capture signal as follows:

[When the digital filter is not used]

Three or more cycles of the timer RC operation clock (refer to **Table 19.1 Timer RC Operation Clock**) [When the digital filter is used]

Five cycles of the digital filter sampling clock + three cycles of the timer RC operating clock, minimum (refer to **Figure 19.5 Digital Filter Block Diagram**)

• The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

19.9.6 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

19.9.7 Count Source fOCO40M

The count source fOCO40M can be used with supply voltage VCC = 2.7 to 5.5 V. For supply voltage other than that, do not set bits TCK2 to TCK0 in the TRCCR1 register to 110b (select fOCO40M as the count source).

20. Timer RE

Timer RE has an 8-bit counter with a 4-bit prescaler.

20.1 Overview

Timer RE has the following 2 modes:

• Real-time clock mode Generate 1-second signal from fC4 and count seconds, minutes, hours, and days of

the week.

• Output compare mode Count a count source and detect compare matches.

The count source for timer RE is the operating clock that regulates the timing of timer operations. Table 20.1 lists the Pin Configuration of Timer RE.

Table 20.1 Pin Configuration of Timer RE

Pin Name	Assigned Pin	I/O	Function
TREO	P0_4 or P6_0	Output	Function differs according to the mode. Refer to descriptions of individual modes for details.

20.2 Real-Time Clock Mode

In real-time clock mode, a 1-second signal is generated from fC4 using a divide-by-2 frequency divider, 4-bit counter, and 8-bit counter and used to count seconds, minutes, hours, and days of the week. Figure 20.1 shows a Block Diagram of Real-Time Clock Mode and Table 20.2 lists the Real-Time Clock Mode Specifications. Table 20.3 lists the Interrupt Sources, Figure 20.2 shows the Definition of Time Representation, and Figure 20.3 shows the Operating Example in Real-Time Clock Mode.




Figure 20.1 Block Diagram of Real-Time Clock Mode

Table 20.2 Real-Time Clock Mode Specifications

Item	Specification
Count source	fC4
Count operation	Increment
Count start condition	1 (count starts) is written to TSTART bit in TRECR1 register
Count stop condition	0 (count stops) is written to TSTART bit in TRECR1 register
Interrupt request	Select any one of the following:
generation timing	Update second data
	Update minute data
	Update hour data
	Update day of week data
	When day of week data is set to 000b (Sunday)
TREO pin function	Programmable I/O ports or output of f2, fC, f4, f8 or, 1Hz
Read from timer	When reading TRESEC, TREMIN, TREHR, or TREWK register, the count value can be read. The values read from registers TRESEC, TREMIN, and TREHR are represented by the BCD code.
Write to timer	When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer stops), the value can be written to registers TRESEC, TREMIN, TREHR, and TREWK. The values written to registers TRESEC, TREMIN, and TREHR are represented by the BCD codes.
Select function	12-hour mode/24-hour mode switch functionTREO pin select function
	P0_4 or P6_0 is selected by the TREOSEL0 bit in the TIMSR register.

20.2.1 Timer RE Second Data Register (TRESEC) in Real-Time Clock Mode

Address 0118h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BSY	SC12	SC11	SC10	SC03	SC02	SC01	SC00
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	SC00	1st digit of second count bit	Count 0 to 9 every second. When the digit	0 to 9	R/W
b1	SC01		moves up, 1 is added to the 2nd digit of	(BCD code)	R/W
b2	SC02		second.		R/W
b3	SC03				R/W
b4	SC10	2nd digit of second count bit	When counting 0 to 5, 60 seconds are	0 to 5	R/W
b5	SC11		counted.	(BCD code)	R/W
b6	SC12				R/W
b7	BSY	Timer RE busy flag	This bit is set to 1 while registers TRESEC TREHR, and TREWK are updated	, TREMIN,	R

20.2.2 Timer RE Minute Data Register (TREMIN) in Real-Time Clock Mode

Address 0119h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	BSY	MN12	MN11	MN10	MN03	MN02	MN01	MN00	ı
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	MN00	1st digit of minute count bit	Count 0 to 9 every minute. When the digit		R/W
b1	MN01		moves up, 1 is added to the 2nd digit of	(BCD code)	R/W
b2	MN02		minute.		R/W
b3	MN03				R/W
b4	MN10	2nd digit of minute count bit	When counting 0 to 5, 60 minutes are	0 to 5	R/W
b5	MN11		counted.	(BCD code)	R/W
b6	MN12				R/W
b7	BSY	Timer RE busy flag	This bit is set to 1 while registers TRESEC	, TREMIN,	R
			TREHR, and TREWK are updated.		

20.2.3 Timer RE Hour Data Register (TREHR) in Real-Time Clock Mode

Address 011Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BSY	_	HR11	HR10	HR03	HR02	HR01	HR00
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	Setting Range	R/W
b0	HR00	1st digit of hour count bit	Count 0 to 9 every hour. When the digit	0 to 9	R/W
b1	HR01		moves up, 1 is added to the 2nd digit of	(BCD code)	R/W
b2	HR02		hour.		R/W
b3	HR03				R/W
b4	HR10	2nd digit of hour count bit	Count 0 to 1 w hen the H12_H24 bit is set		R/W
b5	HR11		to 0 (12-hour mode). Count 0 to 2 w hen the H12_H24 bit is set	(BCD code)	R/W
			to 1 (24-hour mode).		
b6	_	Nothing is assigned. If necessa	ry, set to 0. When read, the content is 0.		_
b7	BSY	Timer RE busy flag	This bit is set to 1 while registers TRESEC TREHR, and TREWK are updated.	, TREMIN,	R

20.2.4 Timer RE Day of Week Data Register (TREWK) in Real-Time Clock Mode

Address 011Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BSY		1	_	_	WK2	WK1	WK0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	WK0	Day of week count bit	b2 b1 b0	R/W
b1	WK1		0 0 0: Sunday 0 0 1: Monday	R/W
b2	WK2		0 1 0: Tuesday	R/W
			0 1 1: Wednesday	
			1 0 0: Thursday	
			1 0 1: Friday	
			1 1 0: Saturday	
			1 1 1: Do not set.	
b3	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	BSY	Timer RE busy flag	This bit is set to 1 while registers TRESEC, TREMIN, TREHR, and TREWK are updated.	R

20.2.5 Timer RE Control Register 1 (TRECR1) in Real-Time Clock Mode

Address 011Ch Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TSTART H12 H24 INT TOENA TCSTF PM **TRERST** 0 After Reset 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necess	sary, set to 0. When read, the content is 0.	_
b1	TCSTF	Timer RE count status flag	0: Count stopped 1: Counting	R
b2	TOENA	TREO pin output enable bit	Disable clock output Enable clock output	R/W
b3	INT	Interrupt request timing bit	Set to 1 in real-time clock mode.	R/W
b4	TRERST		 When setting this bit to 0, after setting it to 1, the followings will occur. Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2 are set to 00h. Bits TCSTF, INT, PM, H12_H24, and TSTART in the TRECR1 register are set to 0. The 8-bit counter is set to 00h and the 4-bit counter is set to 0h. 	R/W
b5	PM	A.m./p.m. bit	When the H12_H24 bit is set to 0 (12-hour mode) (1) 0: a.m. 1: p.m. When the H12_H24 bit is set to 1 (24-hour mode), its value is undefined.	R/W
b6	H12_H24	Operating mode select bit	0: 12-hour mode 1: 24-hour mode	R/W
b7	TSTART	Timer RE count start bit	0: Count stops 1: Count starts	R/W

Note:

1. This bit is automatically modified while timer RE counts.




Figure 20.2 Definition of Time Representation

20.2.6 Timer RE Control Register 2 (TRECR2) in Real-Time Clock Mode

Address 011Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	COMIE	WKIE	DYIE	HRIE	MNIE	SEIE
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SEIE	Periodic interrupt triggered every second enable bit ⁽¹⁾	Disable periodic interrupt triggered every second Enable periodic interrupt triggered every second	R/W
b1	MNIE	Periodic interrupt triggered every minute enable bit ⁽¹⁾	Disable periodic interrupt triggered every minute Enable periodic interrupt triggered every minute	R/W
b2	HRIE	Periodic interrupt triggered every hour enable bit ⁽¹⁾	Disable periodic interrupt triggered every hour Enable periodic interrupt triggered every hour	R/W
b3	DYIE	Periodic interrupt triggered every day enable bit ⁽¹⁾	Disable periodic interrupt triggered every day Enable periodic interrupt triggered every day	R/W
b4	WKIE	Periodic interrupt triggered every week enable bit ⁽¹⁾	Disable periodic interrupt triggered every week Enable periodic interrupt triggered every week	R/W
b5	COMIE	Compare match interrupt enable bit	Set to 0 in real-time clock mode.	R/W
b6	_	Nothing is assigned. If necessary, se	t to 0. When read, the content is 0.	_
b7	_			


Note:

Table 20.3 Interrupt Sources

Factor	Interrupt Source	Interrupt Enable Bit
Periodic interrupt	Value in TREWK register is set to 000b (Sunday)	WKIE
triggered every week	(1-week period)	
Periodic interrupt triggered every day	TREWK register is updated (1-day period)	DYIE
Periodic interrupt triggered every hour	TREHR register is updated (1-hour period)	HRIE
Periodic interrupt triggered every minute	TREMIN register is updated (1-minute period)	MNIE
Periodic interrupt triggered every second	TRESEC register is updated (1-second period)	SEIE

^{1.} Do not set multiple enable bits to 1 (enable interrupt).

20.2.7 Timer RE Count Source Select Register (TRECSR) in Real-Time Clock Mode



Bit	Symbol	Bit Name	Function	R/W
b0	RCS0	Count source select bit	Set to 00b in real-time clock mode.	R/W
b1	RCS1			R/W
b2	RCS2	4-bit counter select bit	Set to 0 in real-time clock mode.	R/W
b3	RCS3	Real-time clock mode select bit	Set to 1 in real-time clock mode.	R/W
b4	RCS4	Clock output select bit (1)	b6 b5 b4 0 0 0: f2	R/W
b5	RCS5		0 0 0.12 0 0 1: fC	R/W
b6	RCS6		0 1 0: f4	R/W
			0 1 1: 1Hz	
			1 0 0: f8	
			Other than above: Do not set.	
b7	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	_

Note:

1. Write to bits RCS4 to RCS6 when the TOENA bit in the TRECR1 register is set to 0 (disable clock output).

20.2.8 Timer Pin Select Register (TIMSR)

Address U	7186N							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	TREOSEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TREOSEL0	TREO pin select bit	0: P0_4 pin assigned	R/W
			1: P6_0 pin assigned	
b1	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	
b2	_			_
b3	_			_
b4	_			
b5	_			
b6	_			
b7	_			_

The TIMSR register selects which pin is assigned as the timer RE I/O. To use the I/O pin for timer RE, set this register.

Set the TIMSR register before setting the registers associated with timer RE. Also, do not change the setting value in this register during the operation of timer RE.

20.2.9 Operating Example




Figure 20.3 Operating Example in Real-Time Clock Mode

20.3 Output Compare Mode

In output compare mode, the internal count source divided by 2 is counted using the 4-bit or 8-bit counter and compare value match is detected with the 8-bit counter. Figure 20.4 shows a Block Diagram of Output Compare Mode and Table 20.4 lists the Output Compare Mode Specifications. Figure 20.5 shows the Operating Example in Output Compare Mode.




Figure 20.4 Block Diagram of Output Compare Mode

Table 20.4 Output Compare Mode Specifications

Item	Specification
Count sources	f4, f8, f32, fC4
Count operations	Increment When the 8-bit counter content matches with the TREMIN register content, the value returns to 00h and count continues. The count value is held while count stops.
Count period	When RCS2 = 0 (4-bit counter is not used) 1/fi x 2 x (n+1) When RCS2 = 1 (4-bit counter is used) 1/fi x 32 x (n+1) fi: Frequency of count source n: Setting value of TREMIN register
Count start condition	1 (count starts) is written to the TSTART bit in the TRECR1 register
Count stop condition	0 (count stops) is written to the TSTART bit in the TRECR1 register
Interrupt request generation timing	When the 8-bit counter content matches with the TREMIN register content
TREO pin function	Select any one of the following: • Programmable I/O ports • Output f2, fC, f4, or f8 • Compare output
Read from timer	When reading the TRESEC register, the 8-bit counter value can be read. When reading the TREMIN register, the compare value can be read.
Write to timer	Writing to the TRESEC register is disabled. When bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer stops), writing to the TREMIN register is enabled.
Selectable functions	 Select use of 4-bit counter Compare output function Every time the 8-bit counter value matches the TREMIN register value, TREO output polarity is reversed. The TREO pin outputs "L" after reset is deasserted and the timer RE is reset by the TRERST bit in the TRECR1 register. Output level is held by setting the TSTART bit to 0 (count stops). TREO pin select function P0_4 or P6_0 is selected by the TREOSEL0 bit in the TIMSR register.

20.3.1 Timer RE Counter Data Register (TRESEC) in Output Compare Mode

Address 0118h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Function	R/W				
b7 to b0	8-bit counter data can be read.	R				
	Although Timer RE stops counting, the count value is held.					
	The TRESEC register is set to 00h at the compare match.					

20.3.2 Timer RE Compare Data Register (TREMIN) in Output Compare Mode

Address 0119h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	0	0	0	0	0	0	0	0

Bit	Function	R/W
b7 to b0	8-bit compare data is stored.	R/W

20.3.3 Timer RE Control Register 1 (TRECR1) in Output Compare Mode

Address 011Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TSTART	H12_H24	PM	TRERST	INT	TOENA	TCSTF	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b1	TCSTF	Timer RE count status flag	0: Count stopped	R
			1: Counting	
b2	TOENA	TREO pin output enable bit	0: Disable clock output	R/W
			1: Enable clock output	
b3	INT	Interrupt request timing bit	Set to 0 in output compare mode.	R/W
b4	TRERST	Timer RE reset bit	When setting this bit to 0, after setting it to 1, the following will occur. Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2 are set to 00h. Bits TCSTF, INT, PM, H12_H24, and TSTART in the TRECR1 register are set to 0. The 8-bit counter is set to 00h and the 4-bit counter is set to 0h.	R/W
b5	PM	A.m./p.m. bit	Set to 0 in output compare mode.	R/W
b6	H12_H24	Operating mode select bit		R/W
b7	TSTART	Timer RE count start bit	0: Count stops 1: Count starts	R/W

20.3.4 Timer RE Control Register 2 (TRECR2) in Output Compare Mode

Address 011Dh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	COMIE	WKIE	DYIE	HRIE	MNIE	SEIE
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SEIE	Periodic interrupt triggered every second enable bit	Set to 0 in output compare mode.	R/W
b1	MNIE	Periodic interrupt triggered every minute enable bit		R/W
b2	HRIE	Periodic interrupt triggered every hour enable bit		R/W
b3	DYIE	Periodic interrupt triggered every day enable bit		R/W
b4	WKIE	Periodic interrupt triggered every week enable bit		R/W
b5	COMIE	Compare match interrupt enable bit	Disable compare match interrupt Enable compare match interrupt	R/W
b6	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b7	_			

20.3.5 Timer RE Count Source Select Register (TRECSR) in Output Compare Mode

Address 011Eh Bit b6 b5 b4 b3 b2 b1 b0 RCS6 RCS5 RCS4 RCS3 RCS2 RCS1 RCS0 Symbol 0 0 0 0 After Reset 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	RCS0	Count source select bit (1)	b1 b0 0 0: f4	R/W
b1	RCS1		0 0: 14 0 1: f8 1 0: f32 1 1: fC4	R/W
b2	RCS2	4-bit counter select bit (1)	0: Not used 1: Used	R/W
b3	RCS3	Real-time clock mode select bit	Set to 0 in output compare mode.	R/W
b4	RCS4	Clock output select bit (2)	b6 b5 b4	R/W
b5	RCS5		0 0 0: f2 0 0 1: fC	R/W
b6	RCS6		0 1 0: f4 1 0 0: f8 1 1 0: Compare output Other than above: Do not set.	R/W
b7	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	_

Notes:

- 1. Write to bits RCS0 to RCS2 when the TCSTF bit in the TRECR1 register is set to 0 (count stopped).
- 2. Write to bits RCS4 to RCS6 when the TOENA bit in the TRECR1 register is set to 0 (disable clock output).

20.3.6 Timer Pin Select Register (TIMSR)

 Address 0186h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 —
 —
 —
 —
 TREOSEL0

 After Reset
 0
 0
 0
 0
 0
 0
 0

Bit	Symbol	Bit Name	Function	R/W
b0	TREOSEL0	TREO pin select bit	0: P0_4 pin assigned	R/W
			1: P6_0 pin assigned	
b1	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b2	_			_
b3	_			_
b4	_			_
b5	_			_
b6	_			_
b7	_			_

The TIMSR register selects which pin is assigned as the timer RE I/O. To use the I/O pin for timer RE, set this register.

Set the TIMSR register before setting the registers associated with timer RE. Also, do not change the setting value in this register during the operation of timer RE.

20.3.7 Operating Example




Figure 20.5 Operating Example in Output Compare Mode

20.4 Notes on Timer RE

20.4.1 Starting and Stopping Count

Timer RE has the TSTART bit for instructing the count to start or stop, and the TCSTF bit, which indicates count start or stop. Bits TSTART and TCSTF are in the TRECR1 register.

Timer RE starts counting and the TCSTF bit is set to 1 (count starts) when the TSTART bit is set to 1 (count starts). It takes up to 2 cycles of the count source until the TCSTF bit is set to 1 after setting the TSTART bit to 1. During this time, do not access registers associated with timer RE ⁽¹⁾ other than the TCSTF bit.

Also, timer RE stops counting when setting the TSTART bit to 0 (count stops) and the TCSTF bit is set to 0 (count stops). It takes the time for up to 2 cycles of the count source until the TCSTF bit is set to 0 after setting the TSTART bit to 0. During this time, do not access registers associated with timer RE other than the TCSTF bit.

Note:

1. Registers associated with timer RE: TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR.

20.4.2 Register Setting

Write to the following registers or bits when timer RE is stopped.

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12_H24, PM, and INT in TRECR1 register
- Bits RCS0 to RCS3 in TRECSR register

Timer RE is stopped when bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer RE stopped).

Also, set all above-mentioned registers and bits (immediately before timer RE count starts) before setting the TRECR2 register.

Figure 20.6 shows a Setting Example in Real-Time Clock Mode.




Figure 20.6 Setting Example in Real-Time Clock Mode

20.4.3 Time Reading Procedure of Real-Time Clock Mode

In real-time clock mode, read registers TRESEC, TREMIN, TREHR, and TREWK when time data is updated and read the PM bit in the TRECR1 register when the BSY bit is set to 0 (not while data is updated).

Also, when reading several registers, an incorrect time will be read if data is updated before another register is read after reading any register.

In order to prevent this, use the reading procedure shown below.

· Using an interrupt

Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register in the timer RE interrupt routine.

• Monitoring with a program 1

Monitor the IR bit in the TREIC register with a program and read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the IR bit in the TREIC register is set to 1 (timer RE interrupt request generated).

- Monitoring with a program 2
- (1) Monitor the BSY bit.
- (2) Monitor until the BSY bit is set to 0 after the BSY bit is set to 1 (approximately 62.5 ms while the BSY bit is set to 1).
- (3) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the BSY bit is set to 0.
- Using read results if they are the same value twice
- (1) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register.
- (2) Read the same register as (1) and compare the contents.
- (3) Recognize as the correct value if the contents match. If the contents do not match, repeat until the read contents match with the previous contents.

Also, when reading several registers, read them as continuously as possible.

21. Serial Interface (UARTi (i = 0 or 1))

The serial interface consists of three channels, UART0 to UART2. This chapter describes the UARTi (i = 0 or 1).

21.1 Overview

UART0 and UART 1 have a dedicated timer to generate a transfer clock and operate independently. UART0 and UART1 support clock synchronous serial I/O mode and clock asynchronous serial I/O mode (UART mode). Figure 21.1 shows a UARTi (i = 0 or 1) Block Diagram. Figure 21.2 shows a Block Diagram of UARTi Transmit/Receive Unit. Table 21.1 lists the Pin Configuration of UARTi (i = 0 or 1).




Figure 21.1 UARTi (i = 0 or 1) Block Diagram




Figure 21.2 Block Diagram of UARTi Transmit/Receive Unit

Table 21.1 Pin Configuration of UARTi (i = 0 or 1)

Pin Name	Assigned Pin	I/O	Function
TXD0	P1_4	Output	Serial data output
RXD0	P1_5	Input	Serial data input
CLK0	P1_6	I/O	Transfer clock I/O
TXD1	P0_1 or P6_3	Output	Serial data output
RXD1	P0_2 or P6_4	Input	Serial data input
CLK1	P0_3, P6_2, or P6_5	I/O	Transfer clock I/O

21.2 Registers

21.2.1 UARTi Transmit/Receive Mode Register (UiMR) (i = 0 or 1)

Address 00A0h (U0MR), 0160h (U1MR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	PRYE	PRY	STPS	CKDIR	SMD2	SMD1	SMD0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SMD0	Serial I/O mode select bit	b2 b1 b0 0 0 0: Serial interface disabled	R/W
b1	SMD1	1	0 0 1: Clock synchronous serial I/O mode	R/W
b2	SMD2		1 0 0: UART mode, transfer data 7 bits long 1 0 1: UART mode, transfer data 8 bits long 1 1 0: UART mode, transfer data 9 bits long Other than above: Do not set.	R/W
b3	CKDIR	Internal/external clock select bit	0: Internal clock 1: External clock	R/W
b4	STPS	Stop bit length select bit	0: One stop bit 1: Two stop bits	R/W
b5	PRY	Odd/even parity select bit	Enabled when PRYE = 1 0: Odd parity 1: Even parity	R/W
b6	PRYE	Parity enable bit	Parity disabled Parity enabled	R/W
b7	_	Reserved bit	Set to 0.	R/W

21.2.2 UARTi Bit Rate Register (UiBRG) (i = 0 or 1)

Address 00A1h (U0BRG), 0161h (U1BRG)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х

Bit	Function	Setting Range	R/W
b7 to b0	If the setting value is n, UiBRG divides the count source by n+1.	00h to FFh	W

Write to the UiBRG register while transmission and reception stop.

Use the MOV instruction to write to this register.

Set bits CLK0 and CLK1 in the UiC0 register before writing to the UiBRG register.

21.2.3 UARTi Transmit Buffer Register (UiTB) (i = 0 or 1)

Address 00A3h to 00A2h (U0TB), 0163h to 0162h (U1TB)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Х	Х	Х	Х	Х	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	_	_	_	_	_	_	_	
After Reset	Х	Х	Χ	X	Χ	Х	Χ	X

Bit	Symbol	Function	R/W
b0	_	Transmit data	W
b1	_		
b2	_		
b3	_		
b4	_		
b5	_		
b6	_		
b7	_		
b8	_		
b9	_	Nothing is assigned. If necessary, set to 0. When read, the content is undefined.	_
b10	_		
b11	_		
b12	_		
b13	_		
b14	_		
b15	_		

If the transfer data is 9 bits long, write data to the high-order byte first, then low-order byte of the UiTB register. Use the MOV instruction to write to this register.

21.2.4 UARTi Transmit/Receive Control Register 0 (UiC0) (i = 0 or 1)

Address 00A4h (U0C0), 0164h (U1C0)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	UFORM	CKPOL	NCH	_	TXEPT	_	CLK1	CLK0
After Reset	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	CLK0 CLK1	BRG count source select bit (1)	b1 b0 0 0: f1 selected 0 1: f8 selected 1 0: f32 selected 1 1: fC selected	R/W R/W
b2	_	Reserved bit	Set to 0.	R/W
b3	TXEPT	Transmit register empty flag	O: Data present in the transmit register (transmission in progress) 1: No data in the transmit register (transmission completed)	R
b4	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b5	NCH	Data output select bit	0: TXDi pin set to CMOS output 1: TXDi pin set to N-channel open-drain output	R/W
b6	CKPOL	CLK polarity select bit	O: Transmit data output at the falling edge and receive data input at the rising edge of the transfer clock 1: Transmit data output at the rising edge and receive data input at the falling edge of the transfer clock	R/W
b7	UFORM	Transfer format select bit (2)	0: LSB first 1: MSB first	R/W

Notes:

- 1. If the BRG count source is switched, set the UiBRG register again.
- 2. The UFORM bit is enabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous seriral I/O mode), or set to 101b (UART mode, transfer data 8 bits long).

 Set the UFORM bit to 0 when bits SMD2 to SMD0 are set to 100b (UART mode, transfer data 7 bits long) or 110b (UART mode, transfer data 9 bits long)

21.2.5 UARTi Transmit/Receive Control Register 1 (UiC1) (i = 0 or 1)

Address 00A5h (U0C1), 0165h (U1C1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	UiRRM	UilRS	RI	RE	TI	TE
After Reset	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	TE	Transmit enable bit	0: Transmission disabled 1: Transmission enabled	R/W
b1	TI	Transmit buffer empty flag	O: Data present in the UiTB register 1: No data in the UiTB register	R
b2	RE	Receive enable bit	Reception disabled Reception enabled	R/W
b3	RI	Receive complete flag (1)	No data in the UiRB register Data present in the UiRB register	R
b4	UilRS	UARTi transmit interrupt source select bit	0: Transmission buffer empty (TI = 1) 1: Transmission completed (TXEPT = 1)	R/W
b5	UiRRM	UARTi continuous receive mode enable bit ⁽²⁾	Continuous receive mode disabled Continuous receive mode enabled	R/W
b6	_	Nothing is assigned. If necessary, s	et to 0. When read, the content is 0.	
b7	_			

Notes:

- 1. The RI bit is set to 0 when the higher byte of the UiRB register is read.
- 2. In UART mode, set the UiRRM bit to 0 (continuous receive mode disabled).

21.2.6 UARTi Receive Buffer Register (UiRB) (i = 0 or 1)

Address 00A7h to 00A6h (U0RB), 0167h to 0166h (U1RB)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Х	Х	Х	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	SUM	PER	FER	OER	_	_	_	_
After Reset	Χ	Х	Χ	Х	Х	Х	Χ	X

Bit	Symbol	Bit Name	Function	R/W
b0	_	_	Receive data (D7 to D0)	R
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			
b8	_	_	Receive data (D8)	R
b9	_	Nothing is assigned. If necessary, set to	0. When read, the content is undefined.	_
b10	_			
b11	_			
b12	OER	Overrun error flag (1)	0: No overrun error	R
			1: Overrun error	
b13	FER	Framing error flag (1, 2)	0: No framing error	R
			1: Framing error	
b14	PER	Parity error flag (1, 2)	0: No parity error	R
			1: Parity error	
b15	SUM	Error sum flag (1, 2)	0: No error	R
			1: Error	

Notes:

- 1. Bits SUM, PER, FER, and OER are set to 0 (no error) when either of the following is set:
 - Bits SMD2 to SMD0 in the UiMR register are set to 000b (serial interface disabled), or
 - The RE bit in the UiC1 register is set to 0 (reception disabled)

The SUM bit is set to 0 (no error) when all of bits PER, FER, and OER are set to 0 (no error).

Bits PER and FER are also set to 0 when the high-order byte of the UiRB register is read.

When setting bits SMD2 to SMD0 in the UiMR register to 000b, set the TE bit in the UiC1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).

2. These error flags are invalid when bits SMD2 to SMD0 in the UiMR register are set to 001b (clock synchronous serial I/O mode). When read, the content is undefined.

Always read the UiRB register in 16-bit units.

21.2.7 UARTO Pin Select Register (U0SR)

Address 0188h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CLK0SEL0	_	RXD0SEL0	_	TXD0SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	TXD0SEL0	TXD0 pin select bit	0: TXD0 pin not used	R/W
			1: P1_4 assigned	
b1	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	
b2	RXD0SEL0	RXD0 pin select bit	0: RXD0 pin not used	R/W
			1: P1_5 assigned	
b3	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	_
b4	CLK0SEL0	CLK0 pin select bit	0: CLK0 pin not used	R/W
			1: P1_6 assigned	
b5	_	Nothing is assigned. If necessary, set t	to 0. When read, the content is 0.	
b6	_			
b7	_			

The UOSR register selects which pin is assigned to the UARTO I/O. To use the I/O pin for UARTO, set this register.

Set the UOSR register before setting the UART0 associated registers. Also, do not change the setting value in this register during UART0 operation.

21.2.8 UART1 Pin Select Register (U1SR)

 Address 0189h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol
 —
 CLK1SEL1 CLK1SEL0 RXD1SEL1 RXD1SEL0 TXD1SEL1 TXD1SEL0

 After Reset
 0
 0
 0
 0
 0
 0
 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	TXD1SEL0 TXD1SEL1	TXD1 pin select bit	0 0: TXD1 pin not used 0 1: P0_1 assigned 1 0: P6_3 assigned 1 1: Do not set.	R/W R/W
b2 b3	RXD1SEL0 RXD1SEL1	RXD1 pin select bit	b3 b2 0 0: RXD1 pin not used 0 1: P0_2 assigned 1 0: P6_4 assigned 1 1: Do not set.	R/W R/W
b4 b5	CLK1SEL1	CLK1 pin select bit	b5 b4 0 0: CLK1 pin not used 0 1: P0_3 assigned 1 0: P6_2 assigned 1 1: P6_5 assigned	R/W R/W
b6 b7	_	Nothing is assigned. If necessary, set	t to 0. When read, the content is 0.	_

The U1SR register selects which pin is assigned to the UART1 I/O. To use the I/O pin for UART1, set this register.

Set the U1SR register before setting the UART1 associated registers. Also, do not change the setting value in this register during UART1 operation.

21.2.9 Low-Voltage Signal Mode Control Register (LVMR)

Address 0190h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	I3LVM	I2LVM	I1LVM	I0LVM	U2LVM	U1LVM	U0LVM	LVMPR
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LVMPR	Low-voltage signal mode protect bit	0: Write disabled	R/W
			1: Write enabled ⁽¹⁾	
b1	UOLVM	UART0 low-voltage signal mode control bit (1)	0: Low-voltage signal mode disabled	R/W
b2	U1LVM	UART1 low-voltage signal mode control bit (1)	1: Low-voltage signal mode enabled ⁽²⁾	R/W
b3	U2LVM	UART2 low-voltage signal mode control bit (1)		R/W
b4	IOLVM	INTO low-voltage signal mode control bit (1)	0: Low-voltage signal mode disabled 1: Low-voltage signal mode enabled	R/W
b5	I1LVM	INT1 low-voltage signal mode control bit (1)	1. Low-voitage signal mode enabled	R/W
b6	I2LVM	INT2 low-voltage signal mode control bit (1)		R/W
b7	I3LVM	INT3 low-voltage signal mode control bit (1)		R/W

- 1. When the LVMPR bit is set to 1 (write enabled), writing to bits UiLVM (i = 0 to 2) and IjLVM (j = 0 to 3) is enabled. Rewrite bits UiLVM (i = 0 to 2) and IjLVM (j = 0 to 3) after setting the LVMPR bit to 1. When writing 1 to the LVMPR bit, write 0 and then 1 continuously.
- 2. When the UiLVM (i = 0 to 2) bit is set to 1, the TxDi pin is set to N-channel open-drain output regardless of the setting of the NCH bit in the UiC0 (i = 0 to 2) register.

21.3 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received using a transfer clock. Table 21.2 lists the Clock Synchronous Serial I/O Mode Specifications. Table 21.3 lists the Registers Used and Settings in Clock Synchronous Serial I/O Mode.

Table 21.2 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clocks	 The CKDIR bit in the UiMR register is set to 0 (internal clock): fi/(2(n+1)) fi = f1, f8, f32, fC n = setting value in the UiBRG register: 00h to FFh The CKDIR bit is set to 1 (external clock): Input from the CLKi pin
Transmit start conditions	• To start transmission, the following requirements must be met: (1) - The TE bit in the UiC1 register is set to 1 (transmission enabled) The TI bit in the UiC1 register is set to 0 (data present in the UiTB register).
Receive start conditions	 To start reception, the following requirements must be met: (1) The RE bit in the UiC1 register is set to 1 (reception enabled). The TE bit in the UiC1 register is set to 1 (transmission enabled). The TI bit in the UiC1 register is set to 0 (data present in the UiTB register).
Interrupt request generation timing	 For transmission: One of the following can be selected. The UilRS bit is set to 0 (transmit buffer empty): When data is transferred from the UiTB register to the UARTi transmit register (at start of transmission). The UilRS bit is set to 1 (transmission completed): When data transmission from the UARTi transmit register is completed. For reception: When data is transferred from the UARTi receive register to the UiRB register (at completion of reception).
Error detection	Overrun error (2) This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receives the 7th bit of the next unit of data.
Selectable functions	 CLK polarity selection Transfer data input/output can be selected to occur synchronously with the rising or the falling edge of the transfer clock. LSB first, MSB first selection Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected. Continuous receive mode selection Reception is enabled immediately by reading the UiRB register.

i = 0 or 1

- 1. When an external clock is selected, the requirements must be met in either of the following states:
 - The external clock is held high when the CKPOL bit in the UiC0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock)
 - The external clock is held low when the CKPOL bit in the UiC0 register is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock)
- 2. If an overrun error occurs, the receive data (b0 to b8) in the UiRB register will be undefined. The IR bit in the SiRIC register remains unchanged.

Table 21.3 Registers Used and Settings in Clock Synchronous Serial I/O Mode (1)

Register	Bit	Function
UiTB	b0 to b7	Set data transmission.
UiRB	b0 to b7	Receive data can be read.
	OER	Overrun error flag
UiBRG	b0 to b7	Set a bit rate.
UiMR	SMD2 to SMD0	Set to 001b.
	CKDIR	Select the internal clock or external clock.
UiC0	CLK1, CLK0	Select the count source for the UiBRG register.
	TXEPT	Transmit register empty flag
	NCH	Select TXDi pin output mode.
	CKPOL	Select the transfer clock polarity.
	UFORM	Select LSB first or MSB first.
UiC1	TE	Set to 1 to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
	RI	Receive complete flag
	UilRS	Select the UARTi transmit interrupt source.
	UiRRM	Set to 1 to use continuous receive mode.

i = 0 or 1 Note:

1. Set the bits not listed in this table to 0 when writing to the above registers in clock synchronous serial I/O mode.

Table 21.4 lists the I/O Pin Functions in Clock Synchronous Serial I/O Mode.

After UARTi (i = 0 or 1) operating mode is selected, the TXDi pin outputs a "H" level until transfer starts. (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in the high-impedance state.)

Table 21.4 I/O Pin Functions in Clock Synchronous Serial I/O Mode

Pin Name	Function	Selection Method
TXD0 (P1_4)	Serial data output	TXD0SEL0 bit in U0SR register = 1
		For reception only:
		P1_4 can be used as a port by setting TXD0SEL0 bit = 0.
RXD0 (P1_5)	Serial data input	RXD0SEL0 bit in U0SR register = 1
, ,		PD1_5 bit in PD1 register = 0
		For transmission only:
		P1_5 can be used as a port by setting RXD0SEL0 bit = 0.
CLK0 (P1_6)	Transfer clock output	CLK0SEL0 bit in U0SR register = 1
		CKDIR bit in U0MR register = 0
	Transfer clock input	CLK0SEL0 bit in U0SR register = 1
		CKDIR bit in U0MR register = 1
		PD1_6 bit in PD1 register = 0
TXD1	Serial data output	• TXD1 (P0_1)
(P0_1 or P6_3)		Bits TXD1SEL1 to TXD1SEL0 in U1SR register = 01b (P0_1)
		• TXD1 (P6_3)
		Bits TXD1SEL1 to TXD1SEL0 in U1SR register = 10b (P6_3)
		• For reception only:
		P0_1 and P6_3 can be used as a port by setting bits
		TXD1SEL1 to TXD1SEL0 = 00b.
RXD1	Serial data input	• RXD1 (P0_2)
(P0_2 or P6_4)		Bits RXD1SEL1 to RXD1SEL0 in U1SR register = 01b (P0_2)
		PD0_2 bit in PD0 register = 0
		• RXD1 (P6_4)
		Bits RXD1SEL1 to RXD1SEL0 in U1SR register = 10b (P6_4)
		PD6_4 bit in PD6 register = 0
		• For transmission only:
		P0_2 and P6_4 can be used as a port by setting bits
		RXD1SEL1 to RXD1SEL0 = 00b.
CLK1	Transfer clock output	
(P0_3, P6_2, or		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 01b (P0_3)
P6_5)		CKDIR bit in U1MR register = 0
		• CLK1 (P6_2)
		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 10b (P6_2)
		CKDIR bit in U1MR register = 0
		• CLK1 (P6_5)
		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 11b (P6_5)
		CKDIR bit in U1MR register = 0
	Transfer clock input	• CLK1 (P0_3)
		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 01b (P0_3)
		CKDIR bit in U1MR register = 1
		PD0_3 bit in PD0 register = 0
		• CLK1 (P6_2)
		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 10b (P6_2)
		CKDIR bit in U1MR register = 1
		PD6_2 bit in PD6 register = 0
		• CLK1 (P6_5) Bits CLK1SEL1 to CLK1SEL0 in LI1SB register 11th (P6_5)
		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 11b (P6_5)
		CKDIR bit in U1MR register = 1
<u> </u>		PD6_5 bit in PD6 register = 0




Figure 21.3 Transmit and Receive Timing in Clock Synchronous Serial I/O Mode

21.3.1 Measure for Dealing with Communication Errors

If communication is aborted or a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below:

- (1) Set the TE bit in the UiC1 (i = 0 or 1) register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 001b (clock synchronous serial I/O mode).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).

21.3.2 Polarity Select Function

Figure 21.4 shows the Transfer Clock Polarity. Use the CKPOL bit in the UiC0 (i = 0 or 1) register to select the transfer clock polarity.




Figure 21.4 Transfer Clock Polarity

21.3.3 LSB First/MSB First Select Function

Figure 21.5 shows the Transfer Format. Use the UFORM bit in the UiC0 (i = 0 to 1) register to select the transfer format.




Figure 21.5 Transfer Format

21.3.4 Continuous Receive Mode

Continuous receive mode is selected by setting the UiRRM bit in the UiC1 register (i = 0 or 1) to 1 (continuous receive mode enabled). In this mode, reading the UiRB register sets the TI bit in the UiC1 register to 0 (data present in the UiTB register). If the UiRRM bit is set to 1, do not write dummy data to the UiTB register by a program.

21.4 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows data transmission and reception after setting the desired bit rate and transfer data format. Table 21.5 lists the UART Mode Specifications. Table 21.6 lists the Registers Used and Settings in UART Mode.

Table 21.5 UART Mode Specifications

Item	Specification
Transfer data formats	Character bits (transfer data): Selectable among 7, 8 or 9 bits Start bit: 1 bit Desity bit: Selectable among odd, even as none.
	Parity bit: Selectable among odd, even, or noneStop bits: Selectable among 1 or 2 bits
Transfer clocks	 The CKDIR bit in the UiMR register is set to 0 (internal clock): fj/(16(n+1)) fj = f1, f8, f32, fC n = setting value in the UiBRG register: 00h to FFh The CKDIR bit is set to 1 (external clock): fEXT/(16(n+1)) fEXT: Input from the CLKi pin n = setting value in the UiBRG register: 00h to FFh
Transmit start conditions	To start transmission, the following requirements must be met: The TE bit in the UiC1 register is set to 1 (transmission enabled). The TI bit in the UiC1 register is set to 0 (data present in the UiTB register).
Receive start conditions	To start reception, the following requirements must be met: The RE bit in the UiC1 register is set to 1 (reception enabled). Start bit detection
Interrupt request generation timing	For transmission: One of the following can be selected. The UilRS bit is set to 0 (transmit buffer empty): When data is transferred from the UiTB register to the UARTi transmit register (at start of transmission). The UilRS bit is set to 1 (transfer completed): When data transmission from the UARTi transmit register is completed. For reception: When data is transferred from the UARTi receive register to the UiRB register (at completion of reception).
Error detection	 Overrun error (1) This error occurs if the serial interface starts receiving the next unit of data before reading the UiRB register and receive the bit one before the last stop bit of the next unit of data. Framing error This error occurs when the set number of stop bits is not detected. (2) Parity error This error occurs when parity is enabled, and the number of 1's in the parity and character bits do not match the set number of 1's. (2) Error sum flag
	This flag is set to 1 if an overrun, framing, or parity error occurs.

i = 0 or 1

- 1. If an overrun error occurs, the receive data (b0 to b8) in the UiRB register will be undefined.
- 2. The framing error flag and the parity error flag are set to 1 when data is transferred from the UARTi receive register to the UiRB register.

Table 21.6 Registers Used and Settings in UART Mode

Register	Bit	Function
UiTB	b0 to b8	Set transmit data. (1)
UiRB	b0 to b8	Receive data can be read. (2)
	OER, FER, PER, SUM	Error flag
UiBRG	b0 to b7	Set a bit rate.
UiMR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long. Set to 101b when transfer data is 8 bits long. Set to 110b when transfer data is 9 bits long.
	CKDIR	Select the internal clock or external clock.
	STPS	Select the stop bit.
	PRY, PRYE	Select whether parity is included and whether odd or even.
UiC0	CLK0, CLK1	Select the count source for the UiBRG register.
	TXEPT	Transmit register empty flag
	NCH	Select TXDi pin output mode.
	CKPOL	Set to 0.
	UFORM	Select LSB first or MSB first when transfer data is 8 bits long. Set to 0 when transfer data is 7 bits or 9 bits long.
UiC1	TE	Set to 1 to enable transmission.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
	RI	Receive complete flag
	UilRS	Select the UARTi transmit interrupt source.
	UiRRM	Set to 0.

i = 0 or 1

- 1. The bits used for transmission/receive data are as follows:
 - Bits b0 to b6 when transfer data is 7 bits long
 - Bits b0 to b7 when transfer data is 8 bits long
 - Bits b0 to b8 when transfer data is 9 bits long
- 2. The contents of the following are undefined:
 - Bits 7 and 8 when the transfer data is 7 bits long
 - Bit 8 when the transfer data is 8 bits long

Table 21.7 lists the I/O Pin Functions in UART Mode.

After the UARTi (i = 0 to 1) operating mode is selected, the TXDi pin outputs a "H" level until transfer starts. (If the NCH bit is set to 1 (N-channel open-drain output), this pin is in the high-impedance state.)

Table 21.7 I/O Pin Functions in UART Mode

Pin name	Function	Selection Method				
TXD0 (P1_4)	Serial data output	TXD0SEL0 bit in U0SR register = 1				
		For reception only:				
		P1_4 can be used as a port by setting TXD0SEL0 bit = 0.				
RXD0 (P1_5)	Serial data input	RXD0SEL0 bit in U0SR register = 1				
		PD1_5 bit in PD1 register = 0				
		For transmission only:				
		P1_5 can be used as a port by setting RXD0SEL0 bit = 0.				
CLK0 (P1_6)	Programmable I/O port	CLK0SEL0 bit in U0SR register = 0 (CLK0 pin not used)				
	Transfer clock input	CLK0SEL0 bit in U0SR register = 1				
		CKDIR bit in U0MR register = 1				
		PD1_6 bit in PD1 register = 0				
TXD1	Serial data output	• TXD1 (P0_1)				
(P0_1 or P6_3)		Bits TXD1SEL1 to TXD1SEL0 in U1SR register = 01b (P0_1)				
		• TXD1 (P6_3)				
		Bits TXD1SEL1 to TXD1SEL0 in U1SR register = 10b (P6_3)				
		• For reception only:				
		P0_1 and P6_3 can be used as a port by setting bits				
		TXD1SEL1 to TXD1SEL0 = 00b.				
RXD1	Serial data input	• RXD1 (P0_2)				
(P0_2 or P6_4)		Bits RXD1SEL1 to RXD1SEL0 in U1SR register = 01b (P0_2)				
		PD0_2 bit in PD0 register = 0				
		• RXD1 (P6_4)				
		Bits RXD1SEL1 to RXD1SEL0 in U1SR register = 10b (P6_4)				
		PD6_4 bit in PD6 register = 0				
		• For transmission only:				
		P0_2 and P6_4 can be used as a port by setting bits				
		RXD1SEL1 to RXD1SEL0 = 00b.				
CLK1	Programmable I/O port					
(P0_3, P6_2,		(CLK1 pin not used)				
or P6_5)	Transfer clock input	• CLK1 (P0_3)				
		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 01b (P0_3)				
		CKDIR bit in U1MR register = 1				
		PD0_3 bit in PD0 register = 0				
		• CLK1 (P6_2)				
		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 10b (P6_2)				
		CKDIR bit in U1MR register = 1				
		PD6_2 bit in PD6 register = 0				
		• CLK1 (P6_5)				
		Bits CLK1SEL1 to CLK1SEL0 in U1SR register = 11b (P6_5)				
		CKDIR bit in U1MR register = 1				
		PD6_5 bit in PD6 register = 0				




Figure 21.6 Transmit Timing in UART Mode




Figure 21.7 Receive Timing in UART Mode

21.4.1 Bit Rate

In UART mode, the bit rate is the frequency divided by the UiBRG (i = 0 or 1) register and divided by 16.

Figure 21.8 Formula for Calculating Setting Value in UiBRG (i = 0 or 1) Register

Table 21.8 Bit Rate Setting Example in UART Mode (Internal Clock Selected)

	UiBRG	System Clock = 20 MHz			System Clock = 18.432 MHz (1)			System Clock = 8 MHz		
Bit Rate (bps)	Count	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)	UiBRG Setting Value	Actual Time (bps)	Setting Error (%)
1200	f8	129 (81h)	1201.92	0.16	119 (77h)	1200.00	0.00	51 (33h)	1201.92	0.16
2400	f8	64 (40h)	2403.85	0.16	59 (3Bh)	2400.00	0.00	25 (19h)	2403.85	0.16
4800	f8	32 (20h)	4734.85	-1.36	29 (1Dh)	4800.00	0.00	12 (0Ch)	4807.69	0.16
9600	f1	129 (81h)	9615.38	0.16	119 (77h)	9600.00	0.00	51 (33h)	9615.38	0.16
14400	f1	86 (56h)	14367.82	-0.22	79 (4Fh)	14400.00	0.00	34 (22h)	14285.71	-0.79
19200	f1	64 (40h)	19230.77	0.16	59 (3Bh)	19200.00	0.00	25 (19h)	19230.77	0.16
28800	f1	42 (2Ah)	29069.77	0.94	39 (27h)	28800.00	0.00	16 (10h)	29411.76	2.12
38400	f1	32 (20h)	37878.79	-1.36	29 (1Dh)	38400.00	0.00	12 (0Ch)	38461.54	0.16
57600	f1	21 (15h)	56818.18	-1.36	19 (13h)	57600.00	0.00	8 (08h)	55555.56	-3.55
115200	f1	10 (0Ah)	113636.36	-1.36	9 (09h)	115200.00	0.00	_	_	_

i = 0 or 1 Note:

For the high-speed on-chip oscillator, the correction value in the FRA4 register should be written into the FRA1 register and the correction value in the FRA5 register should be written into the FRA3 register.
 This applies when the high-speed on-chip oscillator is selected as the system clock and bits FRA22 to FRA20 in the FRA2 register are set to 000b (divide-by-2 mode). For the precision of the high-speed on-chip oscillator, refer to 30. Electrical Characteristics.

21.4.2 Measure for Dealing with Communication Errors

If communication is aborted or a communication error occurs while transmitting or receiving in UART mode, follow the procedures below:

- (1) Set the TE bit in the UiC1 (i = 0 or 1) register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the UiMR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the UiMR register to 100b (UART mode, transfer data 7 bits long), 101b (UART mode, transfer data 8 bits long), or 110b (UART mode, transfer data 9 bits long).
- (4) Set the TE bit in the UiC1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).

21.5 Notes on Serial Interface (UARTi (i = 0 or 1))

• When reading data from the UiRB (i = 0 or 1) register either in clock synchronous serial I/O mode or in clock asynchronous serial I/O mode, always read data in 16-bit units.

When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0.

To check receive errors, read the UiRB register and then use the read data.

Program example to read the receive buffer register:

MOV.W 00A6H, R0 ; Read the U0RB register

• When writing data to the UiTB register in clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first and then the low-order byte, in 8-bit units.

Program example to write to the transmit buffer register:

MOV.B #XXH, 00A3H ; Write to the high-order byte of the U0TB register MOV.B #XXH, 00A2H ; Write to the low-order byte of the U0TB register



22. Serial Interface (UART2)

The serial interface consists of three channels, UART0 to UART2. This chapter describes the UART2.

22.1 Overview

UART2 has a dedicated timer to generate a transfer clock.

Figure 22.1 shows a UART2 Block Diagram. Figure 22.2 shows a Block Diagram of UART2 Transmit/Receive Unit. Table 22.1 lists the Pin Configuration of UART2.

UART2 has the following modes:

- Clock synchronous serial I/O mode
- Clock asynchronous serial I/O mode (UART mode)




Figure 22.1 UART2 Block Diagram




Figure 22.2 Block Diagram of UART2 Transmit/Receive Unit

Table 22.1 Pin Configuration of UART2

Pin Name	Assigned Pin	I/O	Function
TXD2	P3_4, P3_7, or P6_6	Output	Serial data output
RXD2	P3_4, P3_7, or P4_5	Input	Serial data input
CLK2	P3_5 or P6_5	I/O	Transfer clock I/O
CTS2	P3_3	Input	Transmit control input
RTS2	P3_3	Output	Receive control output

22.2 Registers

22.2.1 UART2 Transmit/Receive Mode Register (U2MR)

Address 00A8h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IOPOL	PRYE	PRY	STPS	CKDIR	SMD2	SMD1	SMD0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	SMD0 SMD1 SMD2	Serial I/O mode select bit	b2 b1 b0 0 0 0: Serial interface disabled 0 0 1: Clock synchronous serial I/O mode 0 1 0: Do not set. 1 0 0: UART mode, transfer data 7 bits long 1 0 1: UART mode, transfer data 8 bits long 1 1 0: UART mode, transfer data 9 bits long Other than above: Do not set.	R/W R/W R/W
b3	CKDIR	Internal/external clock select bit	0: Internal clock 1: External clock	R/W
b4	STPS	Stop bit length select bit	0: One stop bit 1: Two stop bits	R/W
b5	PRY	Odd/even parity select bit	Enabled when PRYE = 1 0: Odd parity 1: Even parity	R/W
b6	PRYE	Parity enable bit	Parity disabled Parity enabled	R/W
b7	IOPOL	TXD, RXD I/O polarity switch bit	0: Not inverted 1: Inverted	R/W

22.2.2 UART2 Bit Rate Register (U2BRG)

Address 00A9h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Χ	Χ	Х	Х	Х	Х	Х	X

Ī	Bit	Function	Setting Range	R/W
Î	b7 to b0	If the setting value is n, U2BRG divides the count source by n+1.	00h to FFh	W

Write to the U2BRG register while transmission and reception stop.

Use the MOV instruction to write to this register.

Set bits CLK1 to CLK0 in the U2C0 register before writing to the U2BRG register.

22.2.3 UART2 Transmit Buffer Register (U2TB)

Address 00ABh to 00AAh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		_		_		_	_	_
After Reset	Х	X	Х	Х	Х	Х	X	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol		_	_	_	_	_	_	_
After Reset	Y	Y	Y	Y	Y	Y	Y	Y

Bit	Symbol	Function	R/W
b0	_	Transmit data (D7 to D0)	W
b1	_		
b2	_		
b3	_		
b4	_		
b5	_		
b6			
b7			
b8		Transmit data (D8)	W
b9		Nothing is assigned. If necessary, set to 0. When read, the content is 0.	_
b10			
b11	_		
b12			
b13			
b14			
b15			

22.2.4 UART2 Transmit/Receive Control Register 0 (U2C0)

Address 00ACh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	UFORM	CKPOL	NCH	CRD	TXEPT	CRS	CLK1	CLK0
After Reset	0	0	0	0	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CLK0	U2BRG count source	b1 b0 0 0: f1 selected	R/W
b1	CLK1	select bit ⁽¹⁾	0 1: f8 selected	R/W
			1 0: f32 selected 1 1: fC selected	
b2	CRS	CTS/RTS function select bit	Enabled when CRD = 0	R/W
~_		C 15/R 15 function select bit	0: CTS function selected	
			1: RTS function selected	
b3	TXEPT	Transmit register empty flag	0: Data present in the transmit register	R
			(transmission in progress)	
			1: No data in the transmit register	
<u></u>	000		(transmission completed)	D 04/
b4	CRD	CTS/RTS disable bit	0: CTS/RTS function enabled	R/W
			1: CTS/RTS function disabled	
b5	NCH	Data output select bit	0: TXD2 set to CMOS output	R/W
			1: TXD2 set to N-channel open-drain output	
b6	CKPOL	CLK polarity select bit	0: Transmit data output at the falling edge and receive	R/W
			data input at the rising edge of the transfer clock	
			1: Transmit data output at the rising edge and receive	
			data input at the falling edge of the transfer clock	
b7	UFORM	Transfer format select bit (2)	0: LSB first	R/W
			1: MSB first	

- 1. If bits CLK1 to CLK0 are switched, set the U2BRG register again.
- 2. The UFORM bit is enabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), or set to 101b (UART mode, transfer data 8 bits long).

 Set the UFORM bit to 0 when bits SMD2 to SMD0 are set to 100b (UART mode, transfer data 7 bits long) or 110b (UART mode, transfer data 9 bits long).

22.2.5 UART2 Transmit/Receive Control Register 1 (U2C1)

Address 00ADh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	U2ERE	U2LCH	U2RRM	U2IRS	RI	RE	TI	TE
After Reset	0	0	0	0	0	0	1	0

Bit	Symbol	Bit Name	Function	R/W
b0	TE	Transmit enable bit	Transmission disabled Transmission enabled	R/W
b1	TI	Transmit buffer empty flag	Data present in the U2TB register No data in the U2TB register	R
b2	RE	Receive enable bit	Reception disabled Reception enabled	R/W
b3	RI	Receive complete flag	No data in the U2RB register Data present in the U2RB register	R
b4	U2IRS	UART2 transmit interrupt source select bit	0: Transmit buffer empty (TI = 1) 1: Transmission completed (TXEPT = 1)	R/W
b5	U2RRM	UART2 continuous receive mode enable bit	Continuous receive mode disabled Continuous receive mode enabled	R/W
b6	U2LCH	Data logic select bit ⁽¹⁾	0: Not inverted 1: Inverted	R/W
b7	U2ERE	Error signal output enable bit	Output disabled Output enabled	R/W

^{1.} The U2LCH bit is enabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), 100b (UART mode, transfer data 7 bits long), or 101b (UART mode, transfer data 8 bits long). Set the U2LCH bit to 0 when bits SMD2 to SMD0 are set to 110b (UART mode, transfer data 9 bits long).

22.2.6 UART2 Receive Buffer Register (U2RB)

Address	Address 00AFh to 00AEh							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Χ	Х	Χ	Х	Х	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol	SUM	PER	FER	OER	_	_	_	_
After Reset	Х	Х	Х	Х	Х	Х	Х	X

Bit	Symbol	Bit Name	Function	R/W
b0	_	_	Receive data (D7 to D0)	R
b1	_			
b2	_			
b3	_	1		
b4	_	1		
b5	_]		
b6	_			
b7	_			
b8	_	<u> </u>	Receive data (D8) (1)	R
b9	_	Nothing is assigned. If necessary	, set to 0. When read, the content is undefined.	
b10	_	1		
b11	_	Reserved bit	Set to 0.	R/W
b12	OER	Overrun error flag (1)	0: No overrun error	R
			1: Overrun error	
b13	FER	Framing error flag (1, 2)	0: No framing error	R
			1: Framing error	
b14	PER	Parity error flag (1, 2)	0: No parity error	R
			1: Parity error	
b15	SUM	Error sum flag (1, 2)	0: No error	R
			1: Error	

- 1. When bits SMD2 to SMD0 in the U2MR register are set to 000b (serial interface disabled) or the RE bit in the U2C1 register is set to 0 (reception disabled), all of bits SUM, PER, FER, and OER are set to 0 (no error). The SUM bit is set to 0 (no error) when all of bits PER, FER, and OER are set to 0 (no error). Bits PER and FER are set to 0 by reading the lower byte of the U2RB register.
 - When setting bits SMD2 to SMD0 in the U2MR register to 000b, set the TE bit in the U2C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- 2. These error flags are disabled when bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode). When read, the content is undefined.

22.2.7 UART2 Digital Filter Function Select Register (URXDF)

Address 00B0h

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	_	_	_	_	_	DF2EN	_	_	1
After Reset	0	0	0	0	0	0	0	0	-

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	
b1	_			
b2	DF2EN	RXD2 digital filter enable bit (1)	RXD2 digital filter disabled RXD2 digital filter enabled	R/W
b3	_	Nothing is assigned. If necessary, se	et to 0. When read, the content is 0.	_
b4	_			
b5	_			
b6	_			
b7	_			

Note:

1. The RXD2 digital filter can be used only in clock asynchronous serial I/O (UART) mode. When bits SMD2 to SMD0 in the U2MR register are set to 001b (clock synchronous serial I/O mode), set the DF2EN bit to 0 (RXD2 digital filter disabled).

22.2.8 UART2 Pin Select Register 0 (U2SR0)

Address 018Ah

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	RXD2SEL1	RXD2SEL0	_	TXD2SEL2	TXD2SEL1	TXD2SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2	TXD2SEL0 TXD2SEL1 TXD2SEL2	TXD2 pin select bit	b2 b1 b0 0 0 0: TXD2 pin not used 0 0 1: P3_7 assigned 0 1 0: P3_4 assigned 0 1 1: Do not set. 1 0 0: Do not set. 1 0 1: P6_6 assigned 1 1 0: Do not set. 1 1 1: Do not set.	R/W R/W R/W
b3	_	Reserved bit	Set to 0.	
b4 b5	RXD2SEL0 RXD2SEL1	RXD2 pin select bit	0 0: RXD2 pin not used 0 1: P3_4 assigned 1 0: P3_7 assigned 1 1: P4_5 assigned	R/W R/W
b6 b7		Reserved bits	Set to 0.	R/W R/W

The U2SR0 register selects which pin is assigned to the UART2 I/O. To use the I/O pin for UART2, set this register.

Set the U2SR0 register before setting the UART2 associated registers. Also, do not change the setting value in this register during UART2 operation.

22.2.9 UART2 Pin Select Register 1 (U2SR1)

Address 018Bh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	CTS2SEL0	_	_	CLK2SEL1	CLK2SEL0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0 b1	CLK2SEL0 CLK2SEL1	CLK2 pin select bit	0 0: CLK2 pin not used 0 1: P3_5 assigned 1 0: Do not set. 1 1: P6_5 assigned	R/W R/W
b2	_	Reserved bit	Set to 0.	R/W
b3	_		, set to 0. When read, the content is 0.	_
b4	CTS2SEL0	CTS2/RTS2 pin select bit	0: CTS2/RTS2 pin not used 1: P3_3 assigned	R/W
b5	_	Reserved bit	Set to 0.	R/W
b6	_	Nothing is assigned. If necessary	, set to 0. When read, the content is 0.	_
b7	_			

The U2SR1 register selects which pin is assigned to the UART2 I/O. To use the I/O pin for UART2, set this register.

Set the U2SR1 register before setting the UART2 associated registers. Also, do not change the setting value in this register during UART2 operation.

22.2.10 Low-Voltage Signal Mode Control Register (LVMR)

Address 0190h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	I3LVM	I2LVM	I1LVM	I0LVM	U2LVM	U1LVM	U0LVM	LVMPR
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	LVMPR	Low-voltage signal mode protect bit	0: Write disabled	R/W
			1: Write enabled ⁽¹⁾	
b1	UOLVM	UART0 low-voltage signal mode control bit (1)	0: Low-voltage signal mode disabled	R/W
b2	U1LVM	UART1 low-voltage signal mode control bit (1)	1: Low-voltage signal mode enabled ⁽²⁾	R/W
b3	U2LVM	UART2 low-voltage signal mode control bit (1)		R/W
b4	IOLVM	INTO low-voltage signal mode control bit (1)	0: Low-voltage signal mode disabled 1: Low-voltage signal mode enabled	R/W
b5	I1LVM	INT1 low-voltage signal mode control bit (1)	1. Low-voitage signal mode enabled	R/W
b6	I2LVM	INT2 low-voltage signal mode control bit (1)		R/W
b7	I3LVM	INT3 low-voltage signal mode control bit (1)		R/W

- 1. When the LVMPR bit is set to 1 (write enabled), writing to bits UiLVM (i = 0 to 2) and IjLVM (j = 0 to 3) is enabled. Rewrite bits UiLVM (i = 0 to 2) and IjLVM (j = 0 to 3) after setting the LVMPR bit to 1. When writing 1 to the LVMPR bit, write 0 and then 1 continuously.
- 2. When the UiLVM (i = 0 to 2) bit is set to 1, the TxDi pin is set to N-channel open-drain output regardless of the setting of the NCH bit in the UiC0 (i = 0 to 2) register.

22.3 Clock Synchronous Serial I/O Mode

In clock synchronous serial I/O mode, data is transmitted and received using a transfer clock. Table 22.2 lists the Clock Synchronous Serial I/O Mode Specifications. Table 22.3 lists the Registers Used and Settings in Clock Synchronous Serial I/O Mode.

Table 22.2 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(2(n+1)) fj = f1, f8, f32, fC n = setting value in the U2BRG register: 00h to FFh • The CKDIR bit is set to 1 (external clock): Input from the CLK2 pin
Transmit/receive control	Selectable from the $\overline{\text{CTS}}$ function, $\overline{\text{RTS}}$ function, or $\overline{\text{CTS}}/\overline{\text{RTS}}$ function disabled.
Transmit start conditions	To start transmission, the following requirements must be met: (1) • The TE bit in the U2C1 register is set to 1 (transmission enabled) • The TI bit in the U2C1 register is set to 0 (data present in the U2TB register) • If the CTS function is selected, input to the CTS2 pin = "L".
Receive start conditions	To start reception, the following requirements must be met: (1) • The RE bit in the U2C1 register is set to 1 (reception enabled). • The TE bit in the U2C1 register is set to 1 (transmission enabled). • The TI bit in the U2C1 register is set to 0 (data present in the U2TB register).
Interrupt request generation timing	For transmission, one of the following conditions can be selected. The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): When data is transferred from the U2TB register to the UART2 transmit register (at start of transmission). The U2IRS bit is set to 1 (transmission completed): When data transmission from the UART2 transmit register is completed. For reception When data is transferred from the UART2 receive register to the U2RB register (at completion of reception).
Error detection	Overrun error (2) This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the 7th bit of the next unit of data.
Selectable functions	 CLK polarity selection Transfer data I/O can be selected to occur synchronously with the rising or falling edge of the transfer clock. LSB first, MSB first selection Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected. Continuous receive mode selection Reception is enabled immediately by reading the U2RB register. Serial data logic switching This function inverts the logic value of the transmit/receive data.

- 1. When an external clock is selected, the requirements must be met in either of the following states:
 - The external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock)
 - The external clock is held low when the CKPOL bit in the U2C0 register is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock)
- 2. If an overrun error occurs, the receive data in the U2RB register will be undefined. The IR bit in the S2RIC register does not change to 1 (interrupt requested).



Table 22.3 Registers Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function
U2TB (1)	b0 to b7	Set transmit data.
U2RB (1)	b0 to b7	Receive data can be read.
	OER	Overrun error flag
U2BRG	b0 to b7	Set a bit rate.
U2MR ⁽¹⁾	SMD2 to SMD0	Set to 001b.
	CKDIR	Select the internal clock or external clock.
	IOPOL	Set to 0.
U2C0	CLK1, CLK0	Select the count source for the U2BRG register.
	CRS	Select either CTS or RTS to use functions.
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function.
	NCH	Select TXD2 pin output mode.
	CKPOL	Select the transfer clock polarity.
	UFORM	Select LSB first or MSB first.
U2C1	TE	Set to 1 to enable transmission/reception.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
	RI	Receive complete flag
	U2IRS	Select the source of UART2 transmit interrupt.
	U2RRM	Set to 1 to use continuous receive mode.
	U2LCH	Set to 1 to use inverted data logic.
	U2ERE	Set to 0.
URXDF	DF2EN	Set to 0.

^{1.} Set the bits not listed in this table to 0 when writing to the above registers in clock synchronous serial I/O mode.

Table 22.4 lists the Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transfer Clock Output Pin Function Not Selected).

Note that for a period from when UART2 operating mode is selected to when transfer starts, the TXD2 pin outputs a "H" level. (When N-channel open-drain output is selected, this pin is in the high-impedance state.)

Figure 22.3 shows the Transmit and Receive Timing in Clock Synchronous Serial I/O Mode.

Table 22.4 Pin Functions in Clock Synchronous Serial I/O Mode (Multiple Transfer Clock Output Pin Function Not Selected)

Pin Name	Function	Selection Method
TXD2 (P3_4, P3_7, or P6_6)	Serial data output	 TXD2 (P3_4) Bits TXD2SEL2 to TXD2SEL0 in U2SR0 register = 010b (P3_4) TXD2 (P3_7) Bits TXD2SEL2 to TXD2SEL0 in U2SR0 register = 001b (P3_7)
		•TXD2 (P6_6) Bits TXD2SEL2 to TXD2SEL0 in U2SR0 register = 101b (P6_6) •For reception only: P3_4, P3_7 and P6_6 can be used as ports by setting
RXD2 (P3_4, P3_7, or P4_5)	Serial data input	TXD2SEL2 to TXD2SEL0 to 000b. • RXD2 (P3_4) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 01b (P3_4) PD3_4 bit in PD3 register = 0
		 RXD2 (P3_7) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 10b (P3_7) PD3_7 bit in PD3 register = 0 RXD2 (P4_5)
		Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 11b (P4_5) PD4_5 bit in PD4 register = 0 • For transmission only: P3_4, P3_7, and P4_5 can be used as ports by setting
		RXD2SEL1 to RXD2SEL0 to 00b.
CLK2 (P3_5 or P6_5)	Transfer clock output	 CLK2 (P3_5) Bits CLK2SEL1 to CLK2SEL0 in U2SR1 register = 01b (P3_5) CKDIR bit in U2MR register = 0 CLK2 (P6_5) Bits CLK2SEL1 to CLK2SEL0 in U2SR1 register = 11b (P6_5) CKDIR bit in U2MR register = 0
	Transfer clock input	• CLK2 (P3_5) Bits CLK2SEL1 to CLK2SEL0 in U2SR1 register = 01b (P3_5) CKDIR bit in U2MR register = 1 PD3_5 bit in PD3 register = 0 • CLK2 (P6_5) Bits CLK2SEL1 to CLK2SEL0 in U2SR1 register = 11b (P6_5) CKDIR bit in U2MR register = 1 PD6_5 bit in PD6 register = 0
CTS2/RTS2 (P3_3)	CTS input	CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 0 PD3_3 bit in PD3 register = 0
	RTS output	CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 1
	I/O port	CTS2SEL0 bit in U2SR1 register = 0




Figure 22.3 Transmit and Receive Timing in Clock Synchronous Serial I/O Mode

22.3.1 Measure for Dealing with Communication Errors

If communication is aborted or a communication error occurs while transmitting or receiving in clock synchronous serial I/O mode, follow the procedures below:

- (1) Set the TE bit in the U2C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the U2MR register to 001b (clock synchronous serial I/O mode).
- (4) Set the TE bit in the U2C1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).

22.3.2 CLK Polarity Select Function

Use the CKPOL bit in the U2C0 register to select the transfer clock polarity. Figure 22.4 shows the Transfer Clock Polarity.




Figure 22.4 Transfer Clock Polarity

22.3.3 LSB First/MSB First Select Function

Use the UFORM bit in the U2C0 register to select the transfer format. Figure 22.5 shows the Transfer Format.




Figure 22.5 Transfer Format

22.3.4 Continuous Receive Mode

In continuous receive mode, receive operation is enabled when the receive buffer register is read. It is not necessary to write dummy data to the transmit buffer register to enable receive operation in this mode. However, a dummy read of the receive buffer register is required when starting the operating mode.

When the U2RRM bit in the U2C1 register is set to 1 (continuous receive mode), the TI bit in the U2C1 register is set to 0 (data present in the U2TB register) by reading the U2RB register. If the U2RRM bit is set to 1, do not write dummy data to the U2TB register by a program.

22.3.5 Serial Data Logic Switching Function

If the U2LCH bit in the U2C1 register is set to 1 (inverted), the data written to the U2TB register has its logic inverted before being transmitted. Similarly, the received data has its logic inverted when read from the U2RB register. Figure 22.6 shows the Serial Data Logic Switching.




Figure 22.6 Serial Data Logic Switching

22.3.6 CTS/RTS Function

The $\overline{\text{CTS}}$ function is used to start transmit and receive operation when "L" is applied to the $\overline{\text{CTS2}}/\overline{\text{RTS2}}$ pin. Transmit and receive operation begins when the $\overline{\text{CTS2}}/\overline{\text{RTS2}}$ pin is held low. If the "L" signal is switched to "H" during a transmit or receive operation, the operation stops before the next data.

For the \overline{RTS} function, the $\overline{CTS2}/\overline{RTS2}$ pin outputs "L" when the MCU is ready for a receive operation. The output level goes high at the first falling edge of the CLK2 pin.

- The CRD bit in the U2C0 register = 1 (CTS/RTS function disabled) The CTS2/RTS2 pin operates as the programmable I/O function.
- The CRD bit = 0, CRS bit = 0 (CTS function selected) The CTS2/RTS2 pin operates as the CTS function.
- The CRD bit = 0, CRS bit = 1 (\overline{RTS} function selected)
 The \overline{CTS2}/\overline{RTS2} pin operates as the \overline{RTS} function.

22.4 Clock Asynchronous Serial I/O (UART) Mode

In UART mode, data is transmitted and received after setting the desired bit rate and transfer data format. Table 22.5 lists the UART Mode Specifications. Table 22.6 lists the Registers Used and Settings in UART Mode.

Table 22.5 UART Mode Specifications

Item	Specification
Transfer data format	 Character bits (transfer data): Selectable from 7, 8, or 9 bits Start bit: 1 bit Parity bit: Selectable from odd, even, or none
	Stop bits: Selectable from 1 or 2 bits
Transfer clock	 The CKDIR bit in the U2MR register is set to 0 (internal clock): fj/(16(n+1)) fj = f1, f8, f32, fC n = setting value in the U2BRG register: 00h to FFh The CKDIR bit is set to 1 (external clock): fEXT/(16(n + 1)) fEXT: Input from CLK2 pin n: Setting value in the U2BRG register: 00h to FFh
Transmit/receive control	Selectable from the CTS function, RTS function, or CTS/RTS function disabled.
Transmit start conditions	To start transmission, the following requirements must be met: • The TE bit in the U2C1 register is set to 1 (transmission enabled). • The TI bit in the U2C1 register is set to 0 (data present in the U2TB register). • If the CTS function is selected, input to the CTS2 pin = "L".
Receive start conditions	To start reception, the following requirements must be met: • The RE bit in the U2C1 register is set to 1 (reception enabled). • Start bit detection
Interrupt request generation timing	 For transmission, one of the following conditions can be selected. The U2IRS bit in the U2C1 register is set to 0 (transmit buffer empty): When data is transferred from the U2TB register to the UART2 transmit register (at start of transmission). The U2IRS bit is set to 1 (transmission completed): When data transmission from the UART2 transmit register is completed. For reception When data is transferred from the UART2 receive register to the U2RB register (at completion of reception).
Error detection	 Overrun error (1) This error occurs if the serial interface starts receiving the next unit of data before reading the U2RB register and receives the bit one before the last stop bit of the next unit of data. Framing error (2) This error occurs when the set number of stop bits is not detected. Parity error (2) This error occurs when if parity is enabled, the number of 1's in the parity and character bits does not match the set number of 1's. Error sum flag This flag is set to 1 if an overrun, framing, or parity error occurs.
Selectable functions	LSB first, MSB first selection
	 Whether transmitting or receiving data begins with bit 0 or begins with bit 7 can be selected. Serial data logic switching This function inverts the logic of the transmit/receive data. The start and stop bits are not inverted. TXD, RXD I/O polarity switching This function inverts the polarities of the TXD pin output and RXD pin input. The logic levels of all I/O data are inverted. RXD2 digital filter selection The RXD2 input signal can be enabled or disabled.

- 1. If an overrun error occurs, the receive data in the U2RB register will be undefined.
- 2. The framing error flag and the parity error flag are set to 1 when data is transferred from the UART2 receive register to the U2RB register.



Table 22.6 Registers Used and Settings in UART Mode

Register	Bit	Function
U2TB	b0 to b8	Set transmit data. (1)
U2RB	b0 to b8	Receive data can be read. (1, 2)
	OER, FER, PER, SUM	Error flag
U2BRG	b0 to b7	Set a bit rate.
U2MR	SMD2 to SMD0	Set to 100b when transfer data is 7 bits long.
		Set to 101b when transfer data is 8 bits long.
		Set to 110b when transfer data is 9 bits long.
	CKDIR	Select the internal clock or external clock.
	STPS	Select the stop bit.
	PRY, PRYE	Select whether parity is included and whether odd or even.
	IOPOL	Select the TXD/RXD I/O polarity.
U2C0	CLK0, CLK1	Select the count source for the U2BRG register.
	CRS	Select CTS or RTS to use functions.
	TXEPT	Transmit register empty flag
	CRD	Enable or disable the CTS or RTS function.
	NCH	Select TXD2 pin output mode.
	CKPOL	Set to 0.
	UFORM	Select LSB first or MSB first when transfer data is 8 bits long.
		Set to 0 when transfer data is 7 or 9 bits long.
U2C1	TE	Set to 1 to enable transmission.
	TI	Transmit buffer empty flag
	RE	Set to 1 to enable reception.
	RI	Receive complete flag
	U2IRS	Select the UART2 transmit interrupt source.
	U2RRM	Set to 0.
	U2LCH	Set to 1 to use inverted data logic.
	U2ERE	Set to 0.
URXDF	DF2EN	Select the digital filter disabled or enabled.

Notes:

- 1. The bits used for transmit/receive data are as follows:
 - Bits b0 to b6 when transfer data is 7 bits long
 - Bits b0 to b7 when transfer data is 8 bits long
 - Bits b0 to b8 when transfer data is 9 bits long
- 2. The contents of the following are undefined:
 - Bits b7 and b8 when transfer data is 7 bits long
 - Bit b8 when transfer data is 8 bits long

Table 22.7 lists the I/O Pin Functions in UART Mode.

Note that for a period from when the UART2 operating mode is selected to when transfer starts, the TXD2 pin outputs "H". (When N-channel open-drain output is selected, this pin is in the high-impedance state.)

Figure 22.7 shows the Transmit Timing in UART Mode. Figure 22.8 shows the Receive Timing in UART Mode.

Table 22.7 I/O Pin Functions in UART Mode

Pin Name	Function	Selection Method
TXD2 (P3_4, P3_7, or P6_6)	Serial data output	 TXD2 (P3_4) Bits TXD2SEL2 to TXD2SEL0 in U2SR0 register = 010b (P3_4) TXD2 (P3_7) Bits TXD2SEL2 to TXD2SEL0 in U2SR0 register = 001b (P3_7) TXD2 (P6_6) Bits TXD2SEL2 to TXD2SEL0 in U2SR0 register = 101b (P6_6) For reception only: P3_4, P3_7, and P6_6 can be used as ports by setting TXD2SEL2 to TXD2SEL0 to 000b.
RXD2 (P3_4, P3_7, or P4_5)	Serial data input	 RXD2 (P3_4) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 01b (P3_4) PD3_4 bit in PD3 register =0 RXD2 (P3_7) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 10b (P3_7) PD3_7 bit in PD3 register = 0 RXD2 (P4_5) Bits RXD2SEL1 to RXD2SEL0 in U2SR0 register = 11b (P4_5) PD4_5 bit in PD4 register = 0 For transmission only: P3_4, P3_7, and P4_5 can be used as ports by setting RXD2SEL1 to RXD2SEL0 to 00b.
CLK2 (P3_5 or P6_5)	I/O port Transfer clock input	Bits CLK2SEL1 to CLK2SEL0 in U2SR1 register = 00b • CLK2 (P3_5) Bits CLK2SEL1 to CLK2SEL0 in U2SR1 register = 01b (P3_5) CKDIR bit in U2MR register = 1 PD3_5 bit in PD3 register = 0 • CLK2 (P6_5) Bits CLK2SEL1 to CLK2SEL0 in U2SR1 register = 11b (P6_5) CKDIR bit in U2MR register = 1 PD6_5 bit in PD6 register = 0
CTS2/RTS2 (P3_3)	RTS output	CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 0 PD3_3 bit in PD3 register = 0 CTS2SEL0 bit in U2SR1 register = 1 CRD bit in U2C0 register = 0 CRS bit in U2C0 register = 1 CTS2SEL0 bit in U2SR1 register = 0
	I/O port	CTS2SEL0 bit in U2SR1 register = 0




Figure 22.7 Transmit Timing in UART Mode




Figure 22.8 Receive Timing in UART Mode

22.4.1 Bit Rate

In UART mode, the bit rate is the frequency divided by the U2BRG register divided by 16. Table 22.8 lists the Bit Rate Setting Example in UART Mode (Internal Clock Selected).

Table 22.8 Bit Rate Setting Example in UART Mode (Internal Clock Selected)

	U2BRG		n Clock = 20 M	System CI	ock = 18.432	System Clock = 8 MHz				
Bit Rate (bps) Count Source	U2BRG Setting Value	Actual Time (bps)	Setting Error (%)	U2BRG Setting Value	Actual Time (bps)	Setting Error (%)	U2BRG Setting Value	Actual Time (bps)	Setting Error (%)	
1200	f8	129 (81h)	1201.92	0.16	119 (77h)	1200.00	0.00	51 (33h)	1201.92	0.16
2400	f8	64 (40h)	2403.85	0.16	59 (3Bh)	2400.00	0.00	25 (19h)	2403.85	0.16
4800	f8	32 (20h)	4734.85	-1.36	29 (1Dh)	4800.00	0.00	12 (0Ch)	4807.69	0.16
9600	f1	129 (81h)	9615.38	0.16	119 (77h)	9600.00	0.00	51 (33h)	9615.38	0.16
14400	f1	86 (56h)	14367.82	-0.22	79 (4Fh)	14400.00	0.00	34 (22h)	14285.71	-0.79
19200	f1	64 (40h)	19230.77	0.16	59 (3Bh)	19200.00	0.00	25 (19h)	19230.77	0.16
28800	f1	42 (2Ah)	29069.77	0.94	39 (27h)	28800.00	0.00	16 (10h)	29411.76	2.12
38400	f1	32 (20h)	37878.79	-1.36	29 (1Dh)	38400.00	0.00	12 (0Ch)	38461.54	0.16
57600	f1	21 (15h)	56818.18	-1.36	19 (13h)	57600.00	0.00	8 (08h)	55555.56	-3.55
115200	f1	10 (0Ah)	113636.36	-1.36	9 (09h)	115200.00	0.00	_	_	_

Note:

For the high-speed on-chip oscillator, the correction value in the FRA4 register should be written into the FRA1 register and the correction value in the FRA5 register should be written into the FRA3 register.
 This applies when the high-speed on-chip oscillator is selected as the system clock and bits FRA22 to FRA20 in the FRA2 register are set to 000b (divide-by-2 mode). For the precision of the high-speed on-chip oscillator, refer to 30. Electrical Characteristics.

22.4.2 Measure for Dealing with Communication Errors

If communication is aborted or a communication error occurs while transmitting or receiving in UART mode, follow the procedures below:

- (1) Set the TE bit in the U2C1 register to 0 (transmission disabled) and the RE bit to 0 (reception disabled).
- (2) Set bits SMD2 to SMD0 in the U2MR register to 000b (serial interface disabled).
- (3) Set bits SMD2 to SMD0 in the U2MR register to 100b (UART mode, transfer data 7 bits long), 101b (UART mode, transfer data 8 bits long), or 110b (UART mode, transfer data 9 bits long).
- (4) Set the TE bit in the U2C1 register to 1 (transmission enabled) and the RE bit to 1 (reception enabled).

22.4.3 LSB First/MSB First Select Function

As shown in Figure 22.9, use the UFORM bit in the U2C0 register to select the transfer format. This function is enabled when transfer data is 8 bits long. Figure 22.9 shows the Transfer Format.




Figure 22.9 Transfer Format

22.4.4 Serial Data Logic Switching Function

The data written to the U2TB register has its logic inverted before being transmitted. Similarly, the received data has its logic inverted when read from the U2RB register. Figure 22.10 shows the Serial Data Logic Switching.




Figure 22.10 Serial Data Logic Switching

22.4.5 TXD and RXD I/O Polarity Inverse Function

This function inverts the polarities of the TXD2 pin output and RXD2 pin input. The logic levels of all I/O data (including bits for start, stop, and parity) are inverted. Figure 22.11 shows the TXD and RXD I/O Inversion.




Figure 22.11 TXD and RXD I/O Inversion

22.4.6 CTS/RTS Function

The \overline{CTS} function is used to start transmit operation when "L" is applied to the $\overline{CTS2}/\overline{RTS2}$ pin. Transmit operation begins when the $\overline{CTS2}/\overline{RTS2}$ pin is held low. If the "L" signal is switched to "H" during transmit operation, the operation stops after the ongoing transmit/receive operation is completed.

When the \overline{RTS} function is used, the $\overline{CTS2}/\overline{RTS2}$ pin outputs "L" when the MCU is ready for a receive operation.

- The CRD bit in the U2C0 register = 1 (CTS/RTS function disabled) The CTS2/RTS2 pin operates as the programmable I/O function.
- The CRD bit = 0, CRS bit = 0 (CTS function selected) The CTS2/RTS2 pin operates as the CTS function.
- The CRD bit = 0, CRS bit = 1 (RTS function selected) The CTS2/RTS2 pin operates as the RTS function.

22.4.7 RXD2 Digital Filter Select Function

When the DF2EN bit in the URXDF register is set to 1 (RXD2 digital filer enabled), the RXD2 input signal is loaded internally via the digital filter circuit for noise reduction. The noise canceller consists of three cascaded latch circuits and a match detection circuit. The RXD2 input signal is sampled on the internal basic clock with a frequency 16 times the bit rate. It is recognized as a signal and the level is passed forward to the next circuit when three latch outputs match. When the outputs do not match, the previous value is retained.

In other words, when the level is changed within three clocks, the change is recognized as not a signal but noise. Figure 22.12 shows a Block Diagram of RXD2 Digital Filter Circuit.




Figure 22.12 Block Diagram of RXD2 Digital Filter Circuit

22.5 Notes on Serial Interface (UART2)

22.5.1 Clock Synchronous Serial I/O Mode

22.5.1.1 Transmission/Reception

When the \overline{RTS} function is used with an external clock, the $\overline{RTS2}$ pin outputs "L," which informs the transmitting side that the MCU is ready for a receive operation. The $\overline{RTS2}$ pin outputs "H" when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the $\overline{RTS2}$ pin to the $\overline{CTS2}$ pin of the transmitting side. The \overline{RTS} function is disabled when an internal clock is selected.

22.5.1.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)
- If the \overline{CTS} function is selected, input on the $\overline{CTS2}$ pin = "L"

22.5.1.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating the transmitter. Set the UART2-associated registers for transmit operation even if the MCU is used for receive operation only. Dummy data is output from the TXD2 pin while receiving.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the U2C1 register to 1 (transmission enabled) and placing dummy data in the U2TB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), place dummy data in the U2TB register, and input an external clock to the CLK2 pin to generate the shift clock.

If data is received consecutively, an overrun error occurs when the RE bit in the U2C1 register is set to 1 (data present in the U2RB register) and the next receive data is received in the UART2 receive register. Then, the OER bit in the U2RB register is set to 1 (overrun error). At this time, the U2RB register value is undefined. If an overrun error occurs, the IR bit in the S2RIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the U2TB register per each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit is set to 0, or while the external clock is held low when the CKPOL bit is set to 1.

- The RE bit in the U2C1 register = 1 (reception enabled)
- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)



23. Clock Synchronous Serial Interface

The clock synchronous serial interface is configured as follows.

Clock synchronous serial interface

Synchronous serial communication unit (SSU)	Clock synchronous communication mode
	4-wire bus communication mode
I ² C bus Interface	I ² C bus interface mode
	Clock synchronous serial mode

The clock synchronous serial interface uses the registers at addresses 0193h to 019Dh, 0213h to 021Dh, 0233h to 023Dh, and 0253h to 025Dh. Registers, bits, symbols, and functions vary even for the same addresses depending on the mode. Refer to the registers of each function for details.

Also, the differences between clock synchronous communication mode and clock synchronous serial mode are the options of the transfer clock, clock output format, and data output format.

23.1 Mode Selection

The clock synchronous serial interface has four modes.

Table 23.1 lists the Mode Selections. Refer to **24. Synchronous Serial Communication Unit (SSU_i (i = 0 to 3))**, **25. I²C bus Interface (IIC i (i = 0 to 3))** and the sections that follow for details of each mode.

Table 23.1 Mode Selections

IICiSEL Bit in SSUIICSR Register	ICE Bit in ICiCR1 Register	SSUMS Bit in SSiMR2 Register, FS Bit in SARi Register	Function	Mode
0	0	0	Synchronous serial communication unit	Clock synchronous communication mode
0	0	1		4-wire bus communication mode
1	1	0	I ² C bus interface	I ² C bus interface mode
1	1	1		Clock synchronous serial mode

24. Synchronous Serial Communication Unit (SSU_i (i = 0 to 3))

Synchronous serial communication unit (SSU_i (i = 0 to 3)) supports clock synchronous serial data communication. The R8C/3NT Group has four circuits (SSU_0 to SSU_3) of Synchronous serial communication unit.

24.1 Overview

Table 24.1 shows a Synchronous Serial Communication Unit Specifications and Figure 24.1 shows a Block Diagram of Synchronous Serial Communication Unit.

Table 24.1 Synchronous Serial Communication Unit Specifications

Item	Specification
Transfer data format	Transfer data length: 8 to 16 bits Continuous transmission and reception of serial data are supported since both transmitter and receiver have buffer structures.
Operating modes	 Clock synchronous communication mode 4-wire bus communication mode (including bidirectional communication)
Master/slave device	Selectable
I/O pins	SSCK_i (I/O): Clock I/O pin SSI_i (I/O): Data I/O pin SSO_i (I/O): Data I/O pin SCS_i (I/O): Chip-select I/O pin
Transfer clocks	 When the MSS bit in the SSiCRH register is set to 0 (operates as slave device), external clock is selected (input from SSCK_i pin). When the MSS bit in the SSiCRH register is set to 1 (operates as master device), internal clock (selectable among f1/256, f1/128, f1/64, f1/32, f1/16, f1/8 and f1/4, output from SSCK_i pin) is selected. Clock polarity and phase of SSCK_i can be selected.
Receive error detection	Overrun error Overrun error occurs during reception and completes in error. While the RDRF bit in the SSiSR register is set to 1 (data in the SSiRDR register) and when next serial data receive is completed, the ORER bit is set to 1.
Multimaster error detection	• Conflict error When the SSUMS bit in the SSiMR2 register is set to 1 (4-wire bus communication mode) and the MSS bit in the SSiCRH register is set to 1 (operates as master device) and when starting a serial communication, the CE bit in the SSiSR register is set to 1 if "L" applies to the SCS_i pin input. When the SSUMS bit in the SSiMR2 register is set to 1 (4-wire bus communication mode), the MSS bit in the SSiCRH register is set to 0 (operates as slave device) and the SCS_i pin input changes state from "L" to "H", the CE bit in the SSiSR register is set to 1.
Interrupt requests	5 interrupt requests (transmit-end, transmit-data-empty, receive-data-full, overrun error, and conflict error). (1)
Selectable functions	Data transfer direction Selects MSB-first or LSB-first SSCK_i clock polarity Selects "L" or "H" level when clock stops SSCK_i clock phase Selects edge of data change and data download

i = 0 to 3

Note:

1. Synchronous serial communication unit has only one interrupt vector table.






Figure 24.1 Block Diagram of Synchronous Serial Communication Unit

Table 24.2 Pin Configuration of Synchronous Serial Communication Unit

Pin Name	Assigned Pin	I/O	Function
SSI_0	P3_4	I/O	Data I/O pin
SCS_0	P3_3	I/O	Chip-select signal I/O pin
SSCK_0	P3_5	I/O	Clock I/O pin
SSO_0	P3_7	I/O	Data I/O pin
SSI_1	P2_3	I/O	Data I/O pin
SCS_1	P2_2	I/O	Chip-select signal I/O pin
SSCK_1	P2_4	I/O	Clock I/O pin
SSO_1	P2_5	I/O	Data I/O pin
SSI_2	P6_5	I/O	Data I/O pin
SCS_2	P2_7	I/O	Chip-select signal I/O pin
SSCK_2	P6_6	I/O	Clock I/O pin
SSO_2	P6_7	I/O	Data I/O pin
SSI_3	P6_2	I/O	Data I/O pin
SCS_3	P6_1	I/O	Chip-select signal I/O pin
SSCK_3	P6_3	I/O	Clock I/O pin
SSO_3	P6_4	I/O	Data I/O pin

24.2 Registers

24.2.1 Module Standby Control Register (MSTCR)

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	MSTSCU	_	MSTTRC	_	MSTIIC0	MSTIIC3	MSTIIC2	MSTIIC1
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	MSTIIC1	SSU_1, IIC_1 standby bit	0: Active	R/W
			1: Standby ⁽¹⁾	
b1	MSTIIC2	SSU_2, IIC_2 standby bit	0: Active	R/W
			1: Standby ⁽²⁾	
b2	MSTIIC3	SSU_3, IIC_3 standby bit	0: Active	R/W
			1: Standby (3)	
b3	MSTIIC0	SSU_0, IIC_0 standby bit	0: Active	R/W
			1: Standby ⁽⁴⁾	
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby ⁽⁵⁾	
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b7	MSTSCU	Sensor control unit standby bit	0: Active	R/W
			1: Standby ⁽⁶⁾	

Notes

- 1. Stop the SSU and the IIC_1 bus functions before setting to standby. When the MSTIIC1 bit is set to 1 (standby), any access to the SSU_1, and IIC_1 associated registers (addresses 0213h to 021Dh) is disabled.
- 2. Stop the SSU and the IIC_2 bus functions before setting to standby. When the MSTIIC2 bit is set to 1 (standby), any access to the SSU_2, and IIC_2 associated registers (addresses 0233h to 023Dh) is disabled.
- 3. Stop the SSU and the IIC_3 bus functions before setting to standby. When the MSTIIC3 bit is set to 1 (standby), any access to the SSU_3, and IIC_3 associated registers (addresses 0253h to 025Dh) is disabled.
- 4. Stop the SSU and the IIC_0 bus functions before setting to standby. When the MSTIIC0 bit is set to 1 (standby), any access to the SSU_0, and IIC_0 associated registers (addresses 0193h to 019Dh) is disabled.
- 5. Stop the timer RC function before setting to standby. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 6. Stop the Sensor Control Unit function before setting to standby. When the MSTSCU bit is set to 1 (standby), any access to the sensor control unit associated registers (addresses 02C0h to 02D3h) is disabled.

24.2.2 SSU/IIC Pin Select Register (SSUIICSR)

Address 018Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IIC3SEL	_	_	_	IIC2SEL	IIC1SEL	_	IIC0SEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IIC0SEL	SSU_0/IIC_0 switch bit	0: SSU_0 function selected	R/W
			1: IIC_0 function selected	
b1	_	Reserved bit	Set to 0.	R/W
b2	IIC1SEL	SSU_1/IIC_1 switch bit	0: SSU_1 function selected	R/W
			1: IIC_1 function selected	
b3	IIC2SEL	SSU_2/IIC_2 switch bit	0: SSU_2 function selected	R/W
			1: IIC_2 function selected	
b4	_	Reserved bits	Set to 0.	R/W
b5	_			R/W
b6	_			R/W
b7	IIC3SEL	SSU_3/IIC_3 switch bit	0: SSU_3 function selected	R/W
			1: IIC_3 function selected	

24.2.3 I/O Function Pin Select Register 2 (PINSR2)

Address 0192h

, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0.0=								
Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	SSU3FEN	SSU2FEN	SSU1FEN	SSU0FEN	SDA3DLY1	SDA3DLY0	IIC3TCHALF	IIC3TCTWI	
After Reset	0	0	0	0	0	0	0	0	

Bit	Symbol	Bit Name	Function	R/W
b0	IIC3TCTWI	IIC_3 double transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC3CR1 register 1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the IC3CR1 register	R/W
b1	IIC3TCHALF	IIC_3 half transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC3CR1 register 1: Transfer rate is half the value set with bits CKS0 to CKS3 in the IC3CR1 register	R/W
b2	SDA3DLY0	SDA_3 digital delay select bit	b3 b2	R/W
b3	SDA3DLY1		0 0: Digital delay of 3 × f1 cycles 0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W
b4	SSU0FEN	SSU_0 input noise filter select bit	0: No noise filter 1: Noise filter used (1)	R/W
b5	SSU1FEN	SSU_1 input noise filter select bit	0: No noise filter 1: Noise filter used ⁽¹⁾	R/W
b6	SSU2FEN	SSU_2 input noise filter select bit	0: No noise filter 1: Noise filter used (1)	R/W
b7	SSU3FEN	SSU_3 input noise filter select bit	0: No noise filter 1: Noise filter used ⁽¹⁾	R/W

Note:

1. Usable when low-voltage signal mode of SSU_i (i = 0 to 3) is enabled. Set to 0 when low-voltage signal mode is disabled. Electrical characteristics vary when the noise filter is used. (Refer to **30. Electrical Characteristics**.)

24.2.4 SSi Bit Counter Register (SSiBR) (i = 0 to 3)

Address 0193h (SS0BR), 0213h (SS1BR), 0233h (SS2BR), 0253h (SS3BR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	BS3	BS2	BS1	BS0
After Reset	1	1	1	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	BS0	SSU data transfer length set bit (1)	b3 b2 b1 b0 0 0 0 0: 16 bits	R/W
b1	BS1		1 0 0 0 0. 16 bits	R/W
b2	BS2		1 0 0 1: 9 bits	R/W
b3	BS3		1 0 1 0: 10 bits	R/W
			1 0 1 1: 11 bits	
			1 1 0 0: 12 bits	
			1 1 0 1: 13 bits	
			1 1 1 0: 14 bits	
			1 1 1 1: 15 bits	
b4	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 1.	_
b5	_			
b6	_			
b7	_			

Note:

1. Do not write to bits BS0 to BS3 during SSU operation.

To set the SSiBR register, set the RE bit in the SSiER register to 0 (reception disabled) and the TE bit to 0 (transmission disabled).

b3

b2

b1

b0

i = 0 to 3

Bit

b7

Bits BS0 to BS3 (SSU Data Transfer Length Set Bit)


As the SSU data transfer length, 8 to 16 bits can be used.

b6

24.2.5 SSi Transmit Data Register (SSiTDR) (i = 0 to 3)

b5

Address 0195h to 0194h (SS0TDR), 0215h to 0214h (SS1TDR), 0235h to 0234h (SS2TDR), 0255h to 0254h (SS3TDR) b4




Bit	Symbol	Function	R/W
b15 to b0	_	Store the transmit data. (1) The stored transmit data is transferred to the SSiTRSR register and transmission is started when it is detected that the SSiTRSR register is empty. When the next transmit data is written to the SSiTDR register during the data transmission from the SSiTRSR register, the data can be transmitted continuously. When the MLS bit in the SSiMR register is set to 1 (transfer data with LSB-first), the data in which MSB and LSB are reversed is read, after writing to the SSiTDR register.	R/W

1. When the SSU data transfer length is set to 9 bits or more with the SSiBR register, access the SSiTDR register in 16-bit units.



24.2.6 SSi Receive Data Register (SSiRDR) (i = 0 to 3)

Address 0197h to 0196h (SS0RDR), 0217h to 0216h (SS1RDR), 0237h to 0236h (SS2RDR), 0257h to 0256h (SS3RDR)



Bit	Symbol	Function	R/W
b15 to b0	_	Store the receive data. (1, 2)	R
		The receive data is transferred to the SSiRDR register and the receive operation is completed when 1 byte of data has been received by the SSiTRSR register. At this time, the next receive operation is possible. Continuous reception is possible using registers SSiTRSR and SSiRDR.	

Notes:

- The SSiRDR register retains the data received before an overrun error occurs (ORER bit in the SSiSR register set to 1 (overrun error)). When an overrun error occurs, the receive data may contain errors and therefore should be discarded.
- 2. When the SSU data transfer length is set to 9 bits or more with the SSiBR register, access the SSiRDR register in 16-bit units.

i = 0 to 3

24.2.7 SSi Control Register H (SSiCRH) (i = 0 to 3)

Address 0198h (SS0CRH), 0218h (SS1CRH), 0238h (SS2CRH), 0258h (SS3CRH)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	RSSTP	MSS	_	_	CKS2	CKS1	CKS0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CKS0	Transfer clock select bit (1)	b2 b1 b0	R/W
b1	CKS1		0 0 0: f1/256	R/W
b2	CKS2		0 0 1: f1/128 0 1 0: f1/64	R/W
			0 1 1: f1/32	
			1 0 0: f1/16	
			1 0 1: f1/8	
			1 1 0: f1/4	
			1 1 1: Do not set.	
b3	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b4	_			
b5	MSS	Master/slave device select bit (2)	0: Operates as slave device	R/W
			1: Operates as master device	
b6	RSSTP	Receive single stop bit (3)	0: Maintains receive operation after receiving 1 byte of data	R/W
			Completes receive operation after receiving 1 byte of data	
<u> </u>				
b7	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_


Notes

- 1. The set clock is used when the MSS bit is set to 1 (operates as master device).
- 2. The SSCK_i pin functions as the transfer clock output pin when the MSS bit is set to 1 (operates as master device). The MSS bit is set to 0 (operates as slave device) when the CE bit in the SSiSR register is set to 1 (conflict error occurs).
- 3. The RSSTP bit is disabled when the MSS bit is set to 0 (operates as slave device).



24.2.8 SSi Control Register L (SSiCRL) (i = 0 to 3)

Address 0199h (SS0CRL), 0219h (SS1CRL), 0239h (SS2CRL), 0259h (SS3CRL)



Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is 1.	_
b1	SRES	SSU_i control unit reset bit	Writing 1 to this bit resets the SSU_i control unit and the SSiTRSR register.	R/W
			The value in the SSU_i internal register (1) is retained.	
b2	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is 1.	_
b3	_			
b4	SOLP	SOL write protect bit (2)	The output level can be changed by the SOL bit when this bit is set to 0. The SOLP bit remains unchanged even if 1 is written to it. When read, the content is 1.	R/W
b5	SOL	Serial data output value setting bit	When read 0: The serial data output is set to "L". 1: The serial data output is set to "H". When written (2, 3) 0: The data output is "L". 1: The data output is "H".	R/W
b6	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is 1.	_
b7	_	Nothing is assigned. If necessary, s	set to 0. When read, the content is 0.	_

Notes:

- 1. Registers SSiBR, SSiCRH, SSiCRL, SSiMR, SSiER, SSiSR, SSiMR2, SSiTDR, and SSiRDR.
- 2. For the data output after serial data transmission, the last bit value of the transmitted serial data is retained. If the content of the SOL bit is rewritten before or after serial data transmission, the change is immediately reflected in the data output. When writing to the SOL bit, set the SOLP bit to 0 and the SOL bit to 0 or 1 simultaneously by the MOV instruction.
- 3. Do not write to the SOL bit during data transfer.

24.2.9 SSi Mode Register (SSiMR) (i = 0 to 3)

Address 019Ah (SS0MR), 021Ah (SS1MR), 023Ah (SS2MR), 025Ah (SS3MR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	MLS	CPOS	CPHS	_	BC3	BC2	BC1	BC0
After Reset	0	0	0	1	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	BC0	Bits counter 3 to 0	b3 b2 b1 b0 0 0 0 0: 16 bits left	R
b1	BC1		0 0 0 0 1: 1 bit left	R
b2	BC2		0 0 1 0: 2 bits left	R
b3	BC3		0 0 1 1: 3 bits left	R
			0 1 0 0: 4 bits left	
			0 1 0 1: 5 bits left	
			0 1 1 0: 6 bits left	
			0 1 1 1: 7 bits left	
			1 0 0 0: 8 bits left	
			1 0 0 1: 9 bits left	
			1 0 1 0: 10 bits left	
			1 0 1 1: 11 bits left	
			1 1 0 0: 12 bits left	
			1 1 0 1: 13 bits left	
			1 1 1 0: 14 bits left	
			1 1 1 1: 15 bits left	
b4	_	Nothing is assigned. If necessary, set		_
b5	CPHS	SSCK_i clock phase select bit (1)	0: Change data at odd edge	R/W
			(Download data at even edge)	
			1: Change data at even edge	
			(Download data at odd edge)	
b6	CPOS	SSCK_i clock polarity select bit (1)	0: "H" when clock stops	R/W
			1: "L" when clock stops	
b7	MLS	MSB first/LSB first select bit	0: Transfers data MSB first	R/W
			1: Transfers data LSB first	

Note:

1. Refer to **24.3.1.1 Association between Transfer Clock Polarity, Phase**, **and Data** for the settings of the CPHS and CPOS bits.

When the SSUMS bit in the SSiMR2 register is set to 0 (clock synchronous communication mode), set the CPHS bit to 0 and the CPOS bit to 0.

24.2.10 SSi Enable Register (SSiER) (i = 0 to 3)

Address 019Bh (SS0ER), 021Bh (SS1ER), 023Bh (SS2ER), 025Bh (SS3ER)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIE	TEIE	RIE	TE	RE	_	_	CEIE
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W		
b0	CEIE	Conflict error interrupt enable bit	O: Disables conflict error interrupt request 1: Enables conflict error interrupt request			
b1		Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_		
b2	_					
b3	RE	Receive enable bit	0: Disables receive	R/W		
			1: Enables receive			
b4	TE	Transmit enable bit	0: Disables transmit	R/W		
			1: Enables transmit			
b5	RIE	Receive interrupt enable bit	0: Disables receive data full and overrun error interrupt request	R/W		
			Enables receive data full and overrun error interrupt request			
b6	TEIE	Transmit end interrupt enable bit	0: Disables transmit end interrupt request	R/W		
			1: Enables transmit end interrupt request			
b7	TIE	Transmit interrupt enable bit	0: Disables transmit data empty interrupt request	R/W		
			1: Enables transmit data empty interrupt request			

24.2.11 SSi Status Register (SSiSR) (i = 0 to 3)

Address 019Ch (SS0SR), 021Ch (SS1SR), 023Ch (SS2SR), 025Ch (SS3SR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TDRE	TEND	RDRF	_	_	ORER	_	CE
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W	
b0	CE	Conflict error flag (1)	0: No conflict errors generated		
			1: Conflict errors generated (2)		
b1	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_	
b2	ORER	Overrun error flag (1)	0: No overrun errors generated	R/W	
			1: Overrun errors generated (3)		
b3	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_	
b4	_				
b5	RDRF	Receive data register full flag (1, 4)		R/W	
			1: Data in SSiRDR register		
b6	TEND	Transmit end flag (1, 5)	0: The TDRE bit is set to 0 when transmitting the last	R/W	
			bit of transmit data		
			1: The TDRE bit is set to 1 when transmitting the last		
			bit of transmit data		
b7	TDRE	Transmit data empty flag (1, 5, 6)	0: Data is not transferred from registers SSiTDR to	R/W	
			SSiTRSR		
			1: Data is transferred from registers SSiTDR to		
			SSiTRSR		

Notes:

- 1. Writing 1 to CE, ORER, RDRF, TEND, or TDRE bits is invalid. To set any of these bits to 0, first read 1 then write 0.
- 2. When the serial communication is started while the SSUMS bit in the SSiMR2 register is set to 1 (four-wire bus communication mode) and the MSS bit in the SSiCRH register is set to 1 (operates as master device), the CE bit is set to 1 if "L" is applied to the SCS_i pin input. Refer to 24.5.4 SCS_i (i = 0 to 3) Pin Control and Arbitration for more information.
 - When the SSUMS bit in the SSiMR2 register is set to 1 (four-wire bus communication mode), the MSS bit in the SSiCRH register is set to 0 (operates as slave device) and the $\overline{SCS_i}$ pin input changes the level from "L" to "H" during transfer, the CE bit is set to 1.
- 3. Indicates when overrun errors occur and receive completes by error reception. If the next serial data receive operation is completed while the RDRF bit is set to 1 (data in the SSiRDR register), the ORER bit is set to 1. After the ORER bit is set to 1 (overrun error), receive operation is disabled while the bit remains 1.
- 4. The RDRF bit is set to 0 when reading out the data from the SSiRDR register.
- 5. Bits TEND and TDRE are set to 0 when writing data to the SSiTDR register.
- 6. The TDRE bit is set to 1 when the TE bit in the SSiER register is set to 1 (transmit enabled).

If the SSiSR register is accessed continuously, insert one or more NOP instructions between the instructions used for access.

24.2.12 SSi Mode Register 2 (SSiMR2) (i = 0 to 3)

Address 019Dh (SS0MR2), 021Dh (SS1MR2), 023Dh (SS2MR2), 025Dh (SS3MR2)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	BIDE	SCKS	CSS1	CSS0	SCKOS	SOOS	CSOS	SSUMS
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SSUMS	SSU mode select bit (1)	Clock synchronous communication mode Four-wire bus communication mode	R/W
b1	CSOS	SCS_i pin open drain output select bit	0: CMOS output 1: N-channel open-drain output	R/W
b2	SOOS	Serial data pin open output drain select bit ⁽¹⁾	0: CMOS output ⁽⁵⁾ 1: N-channel open-drain output	R/W
b3	SCKOS	SSCK_i pin open drain output select bit	0: CMOS output 1: N-channel open-drain output	R/W
b4	CSS0	SCS_i pin select bit (2)	b5 b4	R/W
b5	CSS1	'	0 0: Functions as port 0 1: Functions as SCS_i input pin 1 0: Functions as SCS_i output pin (3) 1 1: Functions as SCS_i output pin (3)	R/W
b6	SCKS	SSCK_i pin select bit	Functions as port Functions as serial clock pin	R/W
b7	BIDE	Bidirectional mode enable bit (1, 4)	Standard mode (communication using 2 pins of data input and data output) Bidirectional mode (communication using 1 pin of data input and data output)	R/W

Notes:

- 1. Refer to **24.3.2.1 Association between Data I/O Pins and SSi Shift Register** for information on combinations of data I/O pins.
- 2. The SCS_i pin functions as a port, regardless of the values of bits CSS0 and CSS1 when the SSUMS bit is set to 0 (clock synchronous communication mode).
- 3. This bit functions as the $\overline{SCS_i}$ input pin before starting transfer.
- 4. The BIDE bit is disabled when the SSUMS bit is set to 0 (clock synchronous communication mode).
- 5. When the SOOS bit is set to 0 (CMOS output), set the port direction register bits corresponding to pins SSI_i and SSO_i to 0 (input mode).

24.3 Common Items for Multiple Modes

24.3.1 Transfer Clock

The transfer clock can be selected from among seven internal clocks (f1/256, f1/128, f1/64, f1/32, f1/16, f1/8, and f1/4) and an external clock.

When using synchronous serial communication unit, set the SCKS bit in the SSiMR2 register to 1 and select the SSCK_i pin as the serial clock pin.

When the MSS bit in the SSiCRH register is set to 1 (operates as master device), an internal clock can be selected and the SSCK_i pin functions as output. When transfer is started, the SSCK_i pin outputs clocks of the transfer rate selected by bits CKS0 to CKS2 in the SSiCRH register.

When the MSS bit in the SSiCRH register is set to 0 (operates as slave device), an external clock can be selected and the SSCK_i pin functions as input.

i = 0 to 3

24.3.1.1 Association between Transfer Clock Polarity, Phase, and Data

The association between the transfer clock polarity, phase and data changes according to the combination of the SSUMS bit in the SSiMR2 register and bits CPHS and CPOS in the SSiMR register. Figure 24.2 shows the Association between Transfer Clock Polarity, Phase, and Transfer Data.

Also, the MSB-first transfer or LSB-first transfer can be selected by setting the MLS bit in the SSiMR register. When the MLS bit is set to 1, transfer is started from the LSB and proceeds to the MSB. When the MLS bit is set to 0, transfer is started from the MSB and proceeds to the LSB.




Figure 24.2 Association between Transfer Clock Polarity, Phase, and Transfer Data

24.3.2 SSi Shift Register (SSiTRSR) (i = 0 to 3)

The SSiTRSR register is a shift register for transmitting and receiving serial data.

When transmit data is transferred from the SSiTDR register to the SSiTRSR register and the MLS bit in the SSiMR register is set to 0 (MSB-first), the bit 0 in the SSiTDR register is transferred to bit 0 in the SSiTRSR register. When the MLS bit is set to 1 (LSB-first), bit 7 in the SSiTDR register is transferred to bit 0 in the SSiTRSR register.

i = 0 to 3

24.3.2.1 Association between Data I/O Pins and SSi Shift Register

The connection between the data I/O pins and SSiTRSR register (SSi shift register) changes according to a combination of the MSS bit in the SSiCRH register and the SSUMS bit in the SSiMR2 register. The connection also changes according to the BIDE bit in the SSiMR2 register. Figure 24.3 shows the Association between Data I/O Pins and SSiTRSR Register.




Figure 24.3 Association between Data I/O Pins and SSiTRSR Register

24.3.3 Interrupt Requests

Synchronous serial communication unit has five interrupt requests: transmit data empty, transmit end, receive data full, overrun error, and conflict error. Since these interrupt requests are assigned to the synchronous serial communication unit interrupt vector table, determining interrupt sources by flags is required. Table 24.3 shows the Synchronous Serial Communication Unit Interrupt Requests.

Table 24.3 Synchronous Serial Communication Unit Interrupt Requests

Interrupt Request	Abbreviation	Generation Condition
Transmit data empty	TXI	TIE = 1, TDRE = 1
Transmit end	TEI	TEIE = 1, TEND = 1
Receive data full	RXI	RIE = 1, RDRF = 1
Overrun error	OEI	RIE = 1, ORER = 1
Conflict error	CEI	CEIE = 1, CE = 1

CEIE, RIE, TEIE and TIE: Bits in SSiER register ORER, RDRF, TEND and TDRE: Bits in SSiSR register

If the generation conditions in Table 24.3 are met, a synchronous serial communication unit interrupt request is generated. Set each interrupt source to 0 by a synchronous serial communication unit interrupt routine.

However, the TDRE and TEND bits are automatically set to 0 by writing transmit data to the SSiTDR register and the RDRF bit is automatically set to 0 by reading the SSiRDR register. In particular, the TDRE bit is set to 1 (data transmitted from registers SSiTDR to SSiTRSR) at the same time transmit data is written to the SSiTDR register. Setting the TDRE bit to 0 (data not transmitted from registers SSiTDR to SSiTRSR) can cause an additional byte of data to be transmitted.

24.3.4 Communication Modes and Pin Functions

Synchronous serial communication unit switches the functions of the I/O pins in each communication mode according to the setting of the MSS bit in the SSiCRH register and bits RE and TE in the SSiER register. Table 24.4 shows the Association between Communication Modes and I/O Pins.

Table 24.4 Association between Communication Modes and I/O Pins

Communication Mode		Bit Setting					Pin State		
Communication wode	SSUMS	BIDE	MSS	TE	RE	SSI_i	SSO_i	SSCK_i	
Clock synchronous	0	Disabled	0	0	1	Input	(1)	Input	
communication mode				1	0	(1)	Output	Input	
					1	Input	Output	Input	
			1	0	1	Input	(1)	Output	
				1	0	(1)	Output	Output	
					1	Input	Output	Output	
4-wire bus	1	0	0	0	1	(1)	Input	Input	
communication mode				1	0	Output	(1)	Input	
					1	Output	Input	Input	
			1	0	1	Input	(1)	Output	
				1	0	(1)	Output	Output	
					1	Input	Output	Output	
4-wire bus	1	1	0	0	1	(1)	Input	Input	
(bidirectional)			1	0	(1)	Output	Input		
communication mode (2)			1	0	1	(1)	Input	Output	
				1	0	(1)	Output	Output	

Notes:

- 1. This pin can be used as a programmable I/O port.
- 2. Do not set both bits TE and RE to 1 in 4-wire bus (bidirectional) communication mode.

SSUMS and BIDE: Bits in SSiMR2 register

MSS: Bit in SSiCRH register TE and RE: Bits in SSiER register

24.4 Clock Synchronous Communication Mode

24.4.1 Initialization in Clock Synchronous Communication Mode

Figure 24.4 shows Initialization in Clock Synchronous Communication Mode. To initialize, set the TE bit in the SSiER register to 0 (transmit disabled) and the RE bit to 0 (receive disabled) before data transmission or reception.

Set the TE bit to 0 and the RE bit to 0 before changing the communication mode or format.

Setting the RE bit to 0 does not change the contents of flags RDRF and ORER or the contents of the SSiRDR register.




Figure 24.4 Initialization in Clock Synchronous Communication Mode

24.4.2 Data Transmission

Figure 24.5 shows an Example of Synchronous Serial Communication Unit Operation for Data Transmission (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length). During data transmission, the synchronous serial communication unit operates as described below. (The data transfer length can be set from 8 to 16 bits using the SSiBR register.)

When synchronous serial communication unit is set as a master device, it outputs a synchronous clock and data. When synchronous serial communication unit is set as a slave device, it outputs data synchronized with the input clock.

When the TE bit is set to 1 (transmit enabled) before writing the transmit data to the SSiTDR register, the TDRE bit is automatically set to 0 (data not transferred from registers SSiTDR to SSiTRSR) and the data is transferred from registers SSiTDR to SSiTRSR.

After the TDRE bit is set to 1 (data transferred from registers SSiTDR to SSiTRSR), transmission starts. When the TIE bit in the SSiER register is set to 1, the TXI interrupt request is generated. When one frame of data is transferred while the TDRE bit is set to 0, data is transferred from registers SSiTDR to SSiTRSR and transmission of the next frame is started. If the 8th bit is transmitted while the TDRE bit is set to 1, the TEND bit in the SSiSR register is set to 1 (the TDRE bit is set to 1 when the last bit of the transmit data is transmitted) and the state is retained. The TEI interrupt request is generated when the TEIE bit in the SSiER register is set to 1 (transmit-end interrupt request enabled). The SSCK_i pin is fixed "H" after transmit-end.

Transmission cannot be performed while the ORER bit in the SSiSR register is set to 1 (overrun error). Confirm that the ORER bit is set to 0 before transmission.

Figure 24.6 shows a Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode).




Figure 24.5 Example of Synchronous Serial Communication Unit Operation for Data

Transmission (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer
Length)




Figure 24.6 Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode)

24.4.3 Data Reception

Figure 24.7 shows an Example of Synchronous Serial Communication Unit Operation for Data Reception (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length). During data reception, synchronous serial communication unit operates as described below. (The data transfer length can be set from 8 to 16 bits using the SSiBR register.)

When the synchronous serial communication unit is set as the master device, it outputs a synchronous clock and inputs data. When synchronous serial communication unit is set as a slave device, it inputs data synchronized with the input clock.

When synchronous serial communication unit is set as a master device, it outputs a receive clock and starts receiving by performing dummy read of the SSiRDR register.

After 8 bits of data are received, the RDRF bit in the SSiSR register is set to 1 (data in the SSiRDR register) and receive data is stored in the SSiRDR register. When the RIE bit in the SSiER register is set to 1 (RXI and OEI interrupt requests enabled), the RXI interrupt request is generated. If the SSiRDR register is read, the RDRF bit is automatically set to 0 (no data in the SSiRDR register).

Read the receive data after setting the RSSTP bit in the SSiCRH register to 1 (after receiving 1 byte of data, the receive operation is completed). Synchronous serial communication unit outputs a clock for receiving 8 bits of data and stops. After that, set the RE bit in the SSiER register to 0 (receive disabled) and the RSSTP bit to 0 (receive operation is continued after receiving the 1 byte of data) and read the receive data. If the SSiRDR register is read while the RE bit is set to 1 (receive enabled), a receive clock is output again.

When the 8th clock rises while the RDRF bit is set to 1, the ORER bit in the SSiSR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER bit is set to 1, receive cannot be performed. Confirm that the ORER bit is set to 0 before restarting receive.

Figure 24.8 shows a Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode).




Figure 24.7 Example of Synchronous Serial Communication Unit Operation for Data Reception (Clock Synchronous Communication Mode, 8-Bit SSU Data Transfer Length)




Figure 24.8 Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode)

24.4.3.1 Data Transmission/Reception

Data transmission/reception is an operation combining data transmission and reception which were described earlier. Transmission/reception is started by writing data to the SSiTDR register.

When the last transfer clock (the data transfer length can be set from 8 to 16 bits using the SSiBR register) rises while the TDRE bit is set to 1 (data is transferred from registers SSiTDR to SSiTRSR) or the ORER bit is set to 1 (overrun error), the transmit/receive operation is stopped.

When switching from transmit mode (TE = 1) or receive mode (RE = 1) to transmit/receive mode (RE = 1), set the TE bit to 0 and RE bit to 0 before switching. After confirming that the TEND bit is set to 0 (the TDRE bit is set to 0 when the last bit of the transmit data is transmitted), the RDRF bit is set to 0 (no data in the SSiRDR register), and the ORER bit is set to 0 (no overrun error), set bits TE and RE to 1.

Figure 24.9 shows a Sample Flowchart of Data Transmission/Reception (Clock Synchronous Communication Mode).

When exiting transmit/receive mode after this mode is used (TE = RE = 1), a clock may be output if transmit/receive mode is exited after reading the SSiRDR register. To avoid any clock outputs, perform either of the following:

- First set the RE bit to 0, and then set the TE bit to 0.
- Set bits TE and RE to 0 at the same time.

When subsequently switching to receive mode (TE = 0 and RE = 1), first set the SRES bit to 1, and set this bit to 0 to reset the SSU control unit and the SSiTRSR register. Then, set the RE bit to 1.




Figure 24.9 Sample Flowchart of Data Transmission/Reception (Clock Synchronous Communication Mode)

24.5 Operation in 4-Wire Bus Communication Mode

In 4-wire bus communication mode, a 4-wire bus consisting of a clock line, a data input line, a data output line, and a chip select line is used for communication. This mode includes bidirectional mode in which the data input line and data output line function as a single pin.

The data input line and output line change according to the settings of the MSS bit in the SSiCRH register and the BIDE bit in the SSiMR2 register. For details, refer to **24.3.2.1 Association between Data I/O Pins and SSi Shift Register**. In this mode, clock polarity, phase, and data settings are performed by bits CPOS and CPHS in the SSiMR register. For details, refer to **24.3.1.1 Association between Transfer Clock Polarity, Phase, and Data**. When this MCU is set as the master device, the chip select line controls output. When synchronous serial communication unit is set as a slave device, the chip select line controls input. When it is set as the master device, the chip select line controls output of a general port according to the setting of the CSS1 bit in the SSiMR2 register. When the MCU is set as a slave device, the chip select line sets the $\overline{SCS_i}$ pin as an input pin by setting bits CSS1 and CSS0 in the SSiMR2 register to 01b.

In 4-wire bus communication mode, the MLS bit in the SSiMR register is set to 0 and communication is performed MSB-first.

24.5.1 Initialization in 4-Wire Bus Communication Mode

Figure 24.10 shows Initialization in 4-Wire Bus Communication Mode. Before the data transmit/receive operation, set the TE bit in the SSiER register to 0 (transmit disabled), the RE bit in the SSiER register to 0 (receive disabled), and initialize the synchronous serial communication unit.

To change the communication mode or format, set the TE bit to 0 and the RE bit to 0 before making the change. Setting the RE bit to 0 does not change the settings of flags RDRF and ORER or the contents of the SSiRDR register.




Figure 24.10 Initialization in 4-Wire Bus Communication Mode

24.5.2 Data Transmission

Figure 24.11 shows an Example of Synchronous Serial Communication Unit Operation during Data Transmission (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length). During the data transmit operation, synchronous serial communication unit operates as described below. (The data transfer length can be set from 8 to 16 bits using the SSiBR register.)

When the MCU is set as the master device, it outputs a synchronous clock and data. When the MCU is set as a slave device, it outputs data in synchronization with the input clock while the $\overline{SCS_{-i}}$ pin is "L".

When the transmit data is written to the SSiTDR register after setting the TE bit to 1 (transmit enabled), the TDRE bit is automatically set to 0 (data has not been transferred from registers SSiTDR to SSiTRSR) and the data is transferred from registers SSiTDR to SSiTRSR. After the TDRE bit is set to 1 (data is transferred from registers SSiTDR to SSiTRSR), transmission starts. When the TIE bit in the SSiER register is set to 1, a TXI interrupt request is generated.

After 1 frame of data is transferred while the TDRE bit is set to 0, the data is transferred from registers SSiTDR to SSiTRSR and transmission of the next frame is started. If the 8th bit is transmitted while TDRE is set to 1, TEND in the SSiSR register is set to 1 (when the last bit of the transmit data is transmitted, the TDRE bit is set to 1) and the state is retained. If the TEIE bit in the SSiER register is set to 1 (transmit-end interrupt requests enabled), a TEI interrupt request is generated. The SSCK_i pin remains "H" after transmit-end and the $\overline{SCS_i}$ pin is held "H". When transmitting continuously while the $\overline{SCS_i}$ pin is held "L", write the next transmit data to the SSiTDR register before transmitting the 8th bit.

Transmission cannot be performed while the ORER bit in the SSiSR register is set to 1 (overrun error). Confirm that the ORER bit is set to 0 before transmission.

In contrast to the clock synchronous communication mode, the SSO_i pin is placed in high-impedance state while the $\overline{SCS_i}$ pin is placed in high-impedance state when operating as a master device and the SSI_i pin is placed in high-impedance state while the $\overline{SCS_i}$ pin is placed in "H" input state when operating as a slave device.

The sample flowchart is the same as that for the clock synchronous communication mode (refer to **Figure 24.6 Sample Flowchart of Data Transmission (Clock Synchronous Communication Mode)**).




Figure 24.11 Example of Synchronous Serial Communication Unit Operation during Data
Transmission (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length)

24.5.3 Data Reception

Figure 24.12 shows an Example of Synchronous Serial Communication Unit Operation during Data Reception (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length). During data reception, synchronous serial communication unit operates as described below. (The data transfer length can be set from 8 to 16 bits using the SSiBR register.)

When the MCU is set as the master device, it outputs a synchronous clock and inputs data. When the MCU is set as a slave device, it inputs data synchronized with the input clock while the $\overline{SCS_i}$ pin receives "L" input. When the MCU is set as the master device, it outputs a receive clock and starts receiving by performing a dummy read of the SSiRDR register.

After 8 bits of data are received, the RDRF bit in the SSiSR register is set to 1 (data in the SSiRDR register) and receive data is stored in the SSiRDR register. When the RIE bit in the SSiER register is set to 1 (RXI and OEI interrupt requests enabled), an RXI interrupt request is generated. When the SSiRDR register is read, the RDRF bit is automatically set to 0 (no data in the SSiRDR register).

Read the receive data after setting the RSSTP bit in the SSiCRH register to 1 (after receiving 1-byte data, the receive operation is completed). Synchronous serial communication unit outputs a clock for receiving 8 bits of data and stops. After that, set the RE bit in the SSiER register to 0 (receive disabled) and the RSSTP bit to 0 (receive operation is continued after receiving 1-byte data) and read the receive data. When the SSiRDR register is read while the RE bit is set to 1 (receive enabled), a receive clock is output again.

When the 8th clock rises while the RDRF bit is set to 1, the ORER bit in the SSiSR register is set to 1 (overrun error: OEI) and the operation is stopped. When the ORER bit is set to 1, reception cannot be performed. Confirm that the ORER bit is set to 0 before restarting reception.

The timing with which bits RDRF and ORER are set to 1 varies depending on the setting of the CPHS bit in the SSiMR register. Figure 24.12 shows when bits RDRF and ORER are set to 1.

When the CPHS bit is set to 1 (data download at the odd edges), bits RDRF and ORER are set to 1 at some point during the frame.

The sample flowchart is the same as that for the clock synchronous communication mode (refer to **Figure 24.8** Sample Flowchart of Data Reception (MSS = 1) (Clock Synchronous Communication Mode)).




Figure 24.12 Example of Synchronous Serial Communication Unit Operation during Data Reception (4-Wire Bus Communication Mode, 8-Bit SSU Data Transfer Length)

24.5.4 SCS_i (i = 0 to 3) Pin Control and Arbitration

When setting the SSUMS bit in the SSiMR2 register to 1 (4-wire bus communication mode) and the CSS1 bit in the SSiMR2 register to 1 (functions as $\overline{SCS_i}$ output pin), set the MSS bit in the SSiCRH register to 1 (operates as the master device) and check the arbitration of the $\overline{SCS_i}$ pin before starting serial transfer. If synchronous serial communication unit detects that the synchronized internal $\overline{SCS_i}$ signal is held "L" in this period, the CE bit in the SSiSR register is set to 1 (conflict error) and the MSS bit is automatically set to 0 (operates as a slave device).

Figure 24.13 shows the Arbitration Check Timing.

Future transmit operations are not performed while the CE bit is set to 1. Set the CE bit to 0 (no conflict error) before starting transmission.




Figure 24.13 Arbitration Check Timing

24.6 Notes on Synchronous Serial Communication Unit

Set the IICiSEL bit in the SSUIICSR register to 0 (select SSU_i function) to use the synchronous serial communication unit function.



25. I^2C bus Interface (IIC_i (i = 0 to 3))

The I²C bus interface is the circuit that performs serial communication based on the data transfer format of the Philips I²C bus. The R8C/3NT Group has four circuits (IIC_0 to IIC_3) of I²C bus interface.

25.1 Overview

Table 25.1 lists the I^2C bus Interface Specifications, Figure 25.1 shows an I^2C bus interface Block Diagram, and Figure 25.2 shows the External Circuit Connection Example of Pins SCL_i (i = 0 to 3) and SDA_i (i = 0 to 3), Table 25.2 lists the Pin Configuration of I^2C bus Interface.

Table 25.1 I²C bus Interface Specifications

Item	Specification
Communication formats	• I ² C bus format - Selectable as master/slave device. - Continuous transmit/receive operation (because the shift register, transmit data register, and receive data register are independent.) - Start/stop conditions are automatically generated in master mode. - Automatic loading of the acknowledge bit during transmission - Bit synchronization/wait function (In master mode, the state of the SCL_i signal is monitored per bit and the timing is synchronized automatically. If the transfer is not possible yet, the SCL_i signal goes "L" and the interface stands by.) - Support for direct drive of pins SCL_i and SDA_i (N-channel open-drain output) • Clock synchronous serial format - Continuous transmit/receive operation (because the shift register, transmit)
I/O pins	data register, and receive data register are independent.) SCL_i (I/O): Serial clock I/O pin SDA_i (I/O): Serial data I/O pin
Transfer clocks	When the MST bit in the ICiCR1 register is set to 0. External clock (input from the SCL_i pin) When the MST bit in the ICiCR1 register is set to 1. Internal clock selected by bits CKS0 to CKS3 in the ICiCR1 register and bits IICiTCTWI and IICiTCHALF in the PINSR, PINSR1, PINSR2 register (output from the SCL_i pin)
Receive error detection	Overrun error detection (clock synchronous serial format) Indicates an overrun error during reception. When the last bit of the next unit of data is received while the RDRF bit in the ICiSR register is set to 1 (data in the ICiDRR register), the AL bit is set to 1.
Interrupt sources	I ² C bus format
Selectable functions	I ² C bus format Selectable output level for the acknowledge signal during reception. Clock synchronous serial format MSB-first or LSB-first selectable as the data transfer direction. SDA_i digital delay Digital delay value for the SDA_i pin selectable by bits SDAiDLY0 to SDAiDLY1 in the PINSR, PINSR1, PINSR2 register.

i = 0 to 3

Note:

1. All sources use one interrupt vector for I²C bus interface.




Figure 25.1 I²C bus interface Block Diagram

Table 25.2 Pin Configuration of I²C bus Interface

Pin Name	Assigned Pin	Function
SCL_0	P3_5	Clock I/O pin
SDA_0	P3_7	Data I/O pin
SCL_1	P2_4	Clock I/O pin
SDA_1	P2_5	Data I/O pin
SCL_2	P6_6	Clock I/O pin
SDA_2	P6_7	Data I/O pin
SCL_3	P6_3	Clock I/O pin
SDA_3	P6_4	Data I/O pin




Figure 25.2 External Circuit Connection Example of Pins SCL_i (i = 0 to 3) and SDA_i (i = 0 to 3)

25.2 Registers

25.2.1 Module Standby Control Register (MSTCR)

Address 0008h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	MSTSCU	_	MSTTRC	_	MSTIIC0	MSTIIC3	MSTIIC2	MSTIIC1
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	MSTIIC1	SSU_1, IIC_1 standby bit	0: Active	R/W
			1: Standby ⁽¹⁾	
b1	MSTIIC2	SSU_2, IIC_2 standby bit	0: Active	R/W
			1: Standby ⁽²⁾	
b2	MSTIIC3	SSU_3, IIC_3 standby bit	0: Active	R/W
			1: Standby (3)	
b3	MSTIIC0	SSU_0, IIC_0 standby bit	0: Active	R/W
			1: Standby (4)	
b4	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b5	MSTTRC	Timer RC standby bit	0: Active	R/W
			1: Standby ⁽⁵⁾	
b6	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	—
b7	MSTSCU	Sensor control unit standby bit	0: Active	R/W
			1: Standby ⁽⁶⁾	

Notes:

- 1. Stop the SSU and the IIC_1 bus functions before setting to standby. When the MSTIIC1 bit is set to 1 (standby), any access to the SSU_1, and IIC_1 associated registers (addresses 0213h to 021Dh) is disabled.
- 2. Stop the SSU and the IIC_2 bus functions before setting to standby. When the MSTIIC2 bit is set to 1 (standby), any access to the SSU_2, and IIC_2 associated registers (addresses 0233h to 023Dh) is disabled.
- 3. Stop the SSU and the IIC_3 bus functions before setting to standby. When the MSTIIC3 bit is set to 1 (standby), any access to the SSU_3, and IIC_3 associated registers (addresses 0253h to 025Dh) is disabled.
- 4. Stop the SSU and the IIC_0 bus functions before setting to standby. When the MSTIIC0 bit is set to 1 (standby), any access to the SSU_0, and IIC_0 associated registers (addresses 0193h to 019Dh) is disabled.
- 5. Stop the timer RC function before setting to standby. When the MSTTRC bit is set to 1 (standby), any access to the timer RC associated registers (addresses 0120h to 0133h) is disabled.
- 6. Stop the Sensor Control Unit function before setting to standby. When the MSTSCU bit is set to 1 (standby), any access to the sensor control unit associated registers (addresses 02C0h to 02D3h) is disabled.

25.2.2 SSU/IIC Pin Select Register (SSUIICSR)

Address 018Ch

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	IIC3SEL	_	_	_	IIC2SEL	IIC1SEL	_	IIC0SEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	IIC0SEL	SSU_0/IIC_0 switch bit	0: SSU_0 function selected 1: IIC_0 function selected	R/W
b1	_	Reserved bit	Set to 0.	R/W
b2	IIC1SEL	SSU_1/IIC_1 switch bit	0: SSU_1 function selected 1: IIC_1 function selected	R/W
b3	IIC2SEL	SSU_2/IIC_2 switch bit	0: SSU_2 function selected 1: IIC_2 function selected	R/W
b4	_	Reserved bits	Set to 0.	R/W
b5	_			R/W
b6	_]		R/W
b7	IIC3SEL	SSU_3/IIC_3 switch bit	0: SSU_3 function selected 1: IIC_3 function selected	R/W

25.2.3 I/O Function Pin Select Register (PINSR)

Address 018Fh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SDA0DLY1	SDA0DLY0	IIC0TCHALF	IIC0TCTWI	IOINSEL	_	_	XCSEL
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	XCSEL	XCIN/XCOUT pin connect bit	XCIN not connected to P4_3, XCOUT not connected to P4_4 XCIN connected to P4_3, XCOUT connected to P4_4	R/W
b1	_	Reserved bit	Set to 0.	R/W
b2	_	Nothing is assigned. If necessary, s		_
b3	IOINSEL	I/O port input function select bit	O: The I/O port input function depends on the PDi (i = 0 to 4, 6) register. When the PDi_j (j = 0 to 7) bit in the PDi register is set to 0 (input mode), the pin input level is read. When the PDi_j bit in the PDi register is set to 1 (output mode), the port latch is read. 1: The I/O port input function reads the pin input level regardless of the PDi register	R/W
b4	IICOTCTWI	IIC_0 double transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC0CR1 register 1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the IC0CR1 register	R/W
b5	IIC0TCHALF	IIC_0 half transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC0CR1 register 1: Transfer rate is half the value set with bits CKS0 to CKS3 in the IC0CR1 register	R/W
b6	SDA0DLY0	SDA_0 digital delay select bit	b7 b6 0 0: Digital delay of 3 × f1 cycles	R/W
b7	SDA0DLY1		0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W

XCSEL Bit (XCIN/XCOUT pin connect bit)

The XCSEL bit is used to connect XCIN and XCOUT to P4_3 and P4_4, respectively. When this bit is set to 1, XCIN is connected to P4_3 and XCOUT is connected to P4_4. For how to set XCIN and XCOUT, refer to 9. Clock Generation Circuit.

IOINSEL Bit (I/O port input function select bit)

The IOINSEL bit is used to select the pin level of an I/O port when the PDi_j (j = 0 to 7) bit in the PDi (i = 0 to 4, 6) register is set to 1 (output mode). When this bit is set to 1, the I/O port input function reads the pin input level regardless of the PDi register.

Table 25.3 lists I/O Port Values Read by Using IOINSEL Bit. The IOINSEL bit can be used to change the input function of all I/O ports except P4_2.

Table 25.3 I/O Port Values Read by Using IOINSEL Bit

PDi_j bit in PDi register	0 (input mode)		1 (outpu	ıt mode)
IOINSEL bit	0	1	0	1
I/O port values read	Pin input level		Port latch value	Pin input level

25.2.4 I/O Function Pin Select Register 1 (PINSR1)

Address 0191h

Bit b7 b6 b5 b4 b3

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SDA2DLY1	SDA2DLY0	IIC2TCHALF	IIC2TCTWI	SDA1DLY1	SDA1DLY0	IIC1TCHALF	IIC1TCTWI
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0			O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC1CR1 register 1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the IC1CR1 register	R/W
b1	IIC1TCHALF	IIC_1 half transfer rate select bit	Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC1CR1 register Transfer rate is half the value set with bits CKS0 to CKS3 in the IC1CR1 register	R/W
b2 b3	SDA1DLY0 SDA1DLY1	SDA_1 digital delay select bit	b3 b2 0 0: Digital delay of 3 × f1 cycles 0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W
b4	IIC2TCTWI	IIC_2 double transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC2CR1 register 1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the IC2CR1 register	R/W
b5	IIC2TCHALF	IIC_2 half transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC2CR1 register 1: Transfer rate is half the value set with bits CKS0 to CKS3 in the IC2CR1 register	R/W
b6 b7	SDA2DLY0 SDA2DLY1	SDA_2 digital delay select bit	0 0: Digital delay of 3 × f1 cycles 0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W R/W

0

0

0

After Reset

25.2.5 I/O Function Pin Select Register 2 (PINSR2)

0

0

 Address 0192h

 Bit
 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 Symbol SSU3FEN SSU2FEN SSU1FEN SSU0FEN SDA3DLY1 SDA3DLY0 IIC3TCHALF IIC3TCTWI

0

0

Bit	Symbol	Bit Name	Function	R/W
b0	IIC3TCTWI	IIC_3 double transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC3CR1 register 1: Transfer rate is twice the value set with bits CKS0 to CKS3 in the IC3CR1 register	R/W
b1	IIC3TCHALF	IIC_3 half transfer rate select bit	O: Transfer rate is the same as the value set with bits CKS0 to CKS3 in the IC3CR1 register 1: Transfer rate is half the value set with bits CKS0 to CKS3 in the IC3CR1 register	R/W
b2	SDA3DLY0	SDA_3 digital delay select bit	b3 b2	R/W
b3	SDA3DLY1		0 0: Digital delay of 3 × f1 cycles 0 1: Digital delay of 11 × f1 cycles 1 0: Digital delay of 19 × f1 cycles 1 1: Do not set.	R/W
b4	SSU0FEN	SSU_0 input noise filter select bit	0: No noise filter 1: Noise filter used (1)	R/W
b5	SSU1FEN	SSU_1 input noise filter select bit	0: No noise filter 1: Noise filter used (1)	R/W
b6	SSU2FEN	SSU_2 input noise filter select bit	0: No noise filter 1: Noise filter used (1)	R/W
b7	SSU3FEN	SSU_3 input noise filter select bit	0: No noise filter 1: Noise filter used ⁽¹⁾	R/W

Note:

^{1.} Usable when low-voltage signal mode of SSU_i (i = 0 to 3) is enabled. Set to 0 when low-voltage signal mode is disabled. Electrical characteristics vary when the noise filter is used. (Refer to **30. Electrical Characteristics**.)

25.2.6 IIC_i Transmit Data Register (ICiDRT) (i = 0 to 3)

Address 0194h (IC0DRT), 0214h (IC1DRT), 0234h (IC2DRT), 0254h (IC3DRT)




Bit	Function	R/W
b7 to b0	This register stores transmit data. When the ICiDRS register is detected as empty, the stored transmit data item is transferred to the ICiDRS register and data transmission starts. When the next unit of transmit data is written to the ICiDRT register while data is transmitted to the ICiDRS register, continuous transmission is enabled. When the MLS bit in the ICiMR register is set to 1 (data transfer with LSB-first), the MSB-LSB inverted data is read after the data is written to the ICiDRT register.	R/W

i = 0 to 3

25.2.7 IIC_i Receive Data Register (ICiDRR) (i = 0 to 3)

Address 0196h (IC0DRR), 0216h (IC1DRR), 0236h (IC2DRR), 0256h (IC3DRR)



Bit	Function	R/W
b7 to b0	This register stores receive data.	R
	When the ICiDRS register receives 1 byte of data, the receive data is transferred to the ICiDRR	
	register and the next receive operation is enabled.	

25.2.8 IIC_i Control Register 1 (ICiCR1) (i = 0 to 3)

Address 0198h (IC0CR1), 0218h (IC1CR1), 0238h (IC2CR1), 0258h (IC3CR1)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CKS0	Transmit clock select bits 3 to 0 (1)	b3 b2 b1 b0 0 0 0 0; f1/28	R/W
b1	CKS1		0 0 0 0 1 f1/40	R/W
b2	CKS2		0 0 0 1.11/40 0 0 1 0: f1/48	R/W
b3	CKS3		0 0 1 1: f1/64	R/W
			0 1 0 0: f1/80	
			0 1 0 1: f1/100	
			0 1 1 0: f1/112	
			0 1 1 1: f1/128	
			1 0 0 0: f1/56	
			1 0 0 1: f1/80	
			1 0 1 0: f1/96	
			1 0 1 1: f1/128	
			1 1 0 0: f1/160	
			1 1 0 1: f1/200	
			1 1 1 0: f1/224	
			1 1 1 1: f1/256	
b4	TRS	Transfer/receive select bit (2, 3, 6)	b5 b4	R/W
b5	MST	Master/slave select bit ^(5, 6)	0 0: Slave Receive Mode (4)	R/W
	IVIOI	Iviaster/slave select bit (=, =,	0 1: Slave Transmit Mode	17,44
			1 0: Master Receive Mode	
			1 1: Master Transmit Mode	
b6	RCVD	Receive disable bit	After reading the ICiDRR register while the TRS bit is	R/W
			set to 0	
			0: Next receive operation continues	
			1: Next receive operation disabled	
b7	ICE	I ² C bus interface enable bit ⁽⁷⁾	0: This module is halted	R/W
			(Pins SCL_i and SDA_i are set to a port function)	
			1: This module is enabled for transfer operations	
			(Pins SCL_i and SDA_i are in a bus drive state)	

Notes:

- 1. Set according to the necessary transfer rate in master mode. Refer to **Tables 25.4 and 25.5 Transfer Rate Examples** for the transfer rate. This bit is used for maintaining the setup time in transmit mode of slave mode.

 The time is 10Tcyc when the CKS3 bit is set to 0 and 20Tcyc when the CKS3 bit is set to 1. (1Tcyc = 1/f1(s))
- 2. Rewrite the TRS bit between transfer frames.
- 3. When the first 7 bits after the start condition in slave receive mode match the slave address set in the SARi register and the 8th bit is set to 1, the TRS bit is set to 1.
- 4. In master mode with the I²C bus format, if arbitration is lost, bits MST and TRS are set to 0 and the IIC enters slave receive mode.
- 5. When an overrun error occurs in master receive mode with the clock synchronous serial format, the MST bit is set to 0 and the I²C bus enters slave receive mode.
- 6. In multimaster operation, use the MOV instruction to set bits TRS and MST.
- 7. When writing 0 to the ICE bit or 1 to the IICRST bit in the ICiCR2 register during an I²C bus interface operation, the BBSY bit in the ICiCR2 register and the STOP bit in the ICiSR register may become undefined. Refer to **25.9**Notes on I²C bus Interface.

25.2.9 IIC_i Control Register 2 (ICiCR2) (i = 0 to 3)

Address 0199h (IC0CR2), 0219h (IC1CR2), 0239h (IC2CR2), 0259h (IC3CR2)

Bit	b7	b6	b5	b4	b3	b2	b1	b0	
Symbol	BBSY	SCP	SDAO	SDAOP	SCLO	_	IICRST	_	Ī
After Reset	0	1	1	1	1	1	0	1	_

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessa	ry, set to 0. When read, the content is 1.	_
b1	IICRST	I ² C bus control block reset bit ⁽⁵⁾	When hang-up occurs due to communication failure during I ² C bus interface operation, writing 1 resets the control block of the I ² C bus interface without setting ports or initializing registers.	R/W
b2	_	Nothing is assigned. If necessa	ry, set to 0. When read, the content is 1.	_
b3	SCLO	SCL monitor flag	0: SCL_i pin is set to "L" 1: SCL_i pin is set to "H"	R
b4	SDAOP	SDAO write protect bit	When rewriting the SDAO bit, write 0 simultaneously. (1) When read, the content is 1.	R/W
b5	SDAO	SDA_i output value control bit	When read 0: SDA_i pin output is held "L" 1: SDA_i pin output is held "H" When written (1, 2) 0: SDA_i pin output is changed to "L" 1: SDA_i pin output is changed to high-impedance ("H" output via external pull-up resistor)	R/W
b6	SCP	Start/stop condition generation disable bit	When writing to the to BBSY bit, write 0 simultaneously. (3) When read, the content is 1. Writing 1 is invalid.	R/W
b7	BBSY	Bus busy bit (4, 5)	When read: 0: Bus is released (SDA_i signal changes from "L" to "H" while SCL_i signal is held "H") 1: Bus is occupied (SDA_i signal changes from "H" to "L" while SCL_i signal is held "H") When written (3): 0: Stop condition generated 1: Start condition generated	R/W

Notes

- 1. When rewriting the SDAO bit, write 0 to the SDAOP bit simultaneously using the MOV instruction.
- 2. Do not write to the SDAO bit during a transfer operation.
- 3. Enabled in master mode. When writing to the BBSY bit, write 0 to the SCP bit simultaneously using the MOV instruction. Execute the same way when a start condition is regenerated.
- 4. Disabled when the clock synchronous serial format is used.
- 5. When writing 0 to the ICE bit in the ICiCR1 register or 1 to the IICiRST bit during an I²C bus interface operation, the BBSY bit and the STOP bit in the ICiSR register may become undefined. Refer to **25.9 Notes on I²C bus Interface**.

25.2.10 IIC_i Mode Register (ICiMR) (i = 0 to 3)

Address 019Ah (IC0MR), 021Ah (IC1MR), 023Ah (IC2MR), 025Ah (IC3MR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	MLS	WAIT	_	_	BCWP	BC2	BC1	BC0
After Reset	0	0	0	1	1	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	BC0	Bit counters 2 to 0	I ² C bus format	R/W
b1	BC1	1	(Read: Number of remaining transfer bits;	R/W
b2	BC2	1	Write: Number of next transfer data bits) (1, 2)	R/W
			b2 b1 b0	
			0 0 0: 9 bits ⁽³⁾	
			0 0 1: 2 bits	
			0 1 0: 3 bits	
			0 1 1: 4 bits	
			1 0 0: 5 bits	
			1 0 1: 6 bits	
			1 1 0: 7 bits	
			1 1 1: 8 bits	
			Clock synchronous serial format	
			(Read: Number of remaining transfer bits;	
			Write: Always 000b)	
			b2 b1 b0 0 0 0: 8 bits	
			0 0 1: 1 bit	
			0 1 0: 2 bits	
			0 1 1: 3 bits	
			1 0 0: 4 bits	
			1 0 1: 5 bits	
			1 1 0: 6 bits	
			1 1 1: 7 bits	
b3	BCWP	BC write protect bit	When rewriting bits BC0 to BC2, write 0 simultaneously. (2, 4)	R/W
	BOW	Bo wite protect bit	When read, the content is 1.	10,00
b4	_	Nothing is assigned. If no	ecessary, set to 0. When read, the content is 1.	
b5		Reserved bit	Set to 0.	R/W
	\			
b6	WAIT	Wait insertion bit (5)	0: No wait states	R/W
			(Data and the acknowledge bit are transferred consecutively)	
			1: Wait state	
			(After the clock of the last data bit falls, a "L" period is	
h7	MUC	MCD firet/I CD firet	extended for two transfer clocks)	D/M
b7	MLS	MSB-first/LSB-first	0: Data transfer with MSB-first (6)	R/W
		select bit	1: Data transfer with LSB-first	

Notes:

- 1. Rewrite between transfer frames. When writing values other than 000b, write when the SCL_i signal is "L".
- 2. When writing to bits BC0 to BC2, write 0 to the BCWP bit simultaneously using the MOV instruction.
- 3. After data including the acknowledge bit is transferred, these bits are automatically set to 000b. When a start condition is detected, these bits are automatically set to 000b.
- 4. Do not rewrite when the clock synchronous serial format is used.
- 5. The setting value is valid in master mode with the I²C bus format. It is invalid in slave mode with the I²C bus format or when the clock synchronous serial format is used.
- 6. Set to 0 when the I²C bus format is used.

25.2.11 IIC_i Interrupt Enable Register (ICiIER) (i = 0 to 3)

Address 019Bh (IC0IER), 021Bh (IC1IER), 023Bh (IC2IER), 025Bh (IC3IER)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ACKBT	Transmit acknowledge select bit	0: In receive mode, 0 is transmitted as the acknowledge bit.1: In receive mode, 1 is transmitted as the acknowledge bit.	R/W
b1	ACKBR	Receive acknowledge bit	O: In transmit mode, the acknowledge bit received from receive device is set to 0. 1: In transmit mode, the acknowledge bit received from receive device is set to 1.	R
b2	ACKE	Acknowledge bit detection select bit	O: Content of the receive acknowledge bit is ignored and continuous transfer is performed. 1: When the receive acknowledge bit is set to 1, continuous transfer is halted.	R/W
b3	STIE	Stop condition detection interrupt enable bit	Stop condition detection interrupt request disabled Stop condition detection interrupt request enabled (2)	R/W
b4	NAKIE	NACK receive interrupt enable bit	O: NACK receive interrupt request and arbitration lost/overrun error interrupt request disabled 1: NACK receive interrupt request and arbitration lost/overrun error interrupt request (1)	R/W
b5	RIE	Receive interrupt enable bit	Receive data full and overrun error interrupt request disabled Receive data full and overrun error interrupt request enabled (1)	R/W
b6	TEIE	Transmit end interrupt enable bit	Transmit end interrupt request disabled Transmit end interrupt request enabled	R/W
b7	TIE	Transmit interrupt enable bit	Transmit data empty interrupt request disabled Transmit data empty interrupt request enabled	R/W

Notes:

- 1. An overrun error interrupt request is generated when the clock synchronous format is used.
- 2. Set the STIE bit to 1 (stop condition detection interrupt request enabled) when the STOP bit in the ICiSR (i = 0 to 3) register is set to 0.

25.2.12 IIC_i Status Register (ICiSR) (i = 0 to 3)

Address 019Ch (IC0SR), 021Ch (IC1SR), 023Ch (IC2SR), 025Ch (IC3SR)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	TDRE	TEND	RDRF	NACKF	STOP	AL	AAS	ADZ
After Reset	0	0	0	0	Х	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADZ	General call address recognition flag (1, 2)	This flag is set to 1 when a general call address is detected.	R/W
b1	AAS	Slave address recognition flag (1)	This flag is set to 1 when the first frame immediately after the start condition matches bits SVA0 to SVA6 in the SARi register in slave receive mode (slave address detection and general call address detection)	R/W
b2	AL	Arbitration lost flag/overrun error flag (1)	I ² C bus format: This flag indicates that arbitration has been lost in master mode. This flag is set to 1 ⁽³⁾ when: • The internal SDA_i signal and SDA_i pin level do not match at the rising edge of the SCL_i signal in master transmit mode • The SDA_i pin is held "H" at start condition detection in master transmit/receive mode Clock synchronous format: This flag indicates an overrun error. This flag is set to 1 when: • The last bit of the next unit of data is received while the RDRF bit is set to 1	R/W
b3	STOP	Stop condition detection flag (1, 7)	This flag is set to 1 when a stop condition is detected after the frame is transferred.	R/W
b4	NACKF	No acknowledge detection flag (1, 4)	This flag is set to 1 when no ACKnowledge is detected from the receive device after transmission.	R/W
b5	RDRF	Receive data register full flag (1, 5)	This flag is set to 1 when receive data is transferred from registers ICiDRS to ICiDRR.	R/W
b6	TEND	Transmit end flag ^(1, 6)	I ² C bus format: This flag is set to 1 at the rising edge of the 9th clock cycle of the SCL_i signal while the TDRE bit is set to 1. Clock synchronous format: This flag is set to 1 when the last bit of the transmit frame is transmitted.	R/W
b7	TDRE	Transmit data empty flag (1, 6)	This flag is set to 1 when: • Data is transferred from registers ICiDRT to ICiDRS and the ICiDRT register is empty • The TRS bit in the ICiCR1 register is set to 1 (transmit mode) • A start condition is generated (including retransmission) • Slave receive mode is changed to slave transmit mode	R/W

Notes:

- 1. Each bit is set to 0 by reading 1 before writing 0.
- 2. This flag is enabled in slave receive mode with the I²C bus format.
- 3. When two or more master devices attempt to occupy the bus at nearly the same time, if the I²C bus Interface monitors the SDA_i pin and the data which the I²C bus Interface transmits is different, the AL flag is set to 1 and the bus is occupied by another master.
- 4. The NACKF bit is enabled when the ACKE bit in the ICiIER register is set to 1 (when the receive acknowledge bit is set to 1, transfer is halted).
- 5. The RDRF bit is set to 0 when data is read from the ICiDRR register.
- 6. Bits TEND and TDRE are set to 0 when data is written to the ICiDRT register.
- 7. When writing 0 to the ICE bit in the ICiCR1 register or 1 to the IICiRST bit in the ICiCR2 register during an I²C bus interface operation, the BBSY bit in the ICiCR2 register and the STOP bit may become undefined. Refer to **25.9 Notes on I²C bus Interface**.

When accessing the ICiSR register continuously, insert one or more NOP instructions between the instructions to access it.



25.2.13 Slave Address Register i (SARi) (i = 0 to 3)

Address 019Dh (SAR0), 021Dh (SAR1), 023Dh (SAR2), 025Dh (SAR3)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	FS	Format select bit	0: I ² C bus format	R/W
			1: Clock synchronous serial format	
b1	SVA0	Slave addresses 6 to 0	Set an address different from that of the other slave	R/W
b2	SVA1		devices connected to the I ² C bus.	R/W
b3	SVA2		When the 7 high-order bits of the first frame	R/W
b4	SVA3		transmitted after the start condition match bits	R/W
b5	SVA4		SVA0 to SVA6 in slave mode of the I ² C bus format,	R/W
b6	SVA5		the MCU operates as a slave device.	R/W
b7	SVA6			R/W

25.2.14 IIC_i Shift Register i (ICiDRS) (i = 0 to 3)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol		_	_	_	_		_	_

Bit	Function	R/W
b7 to b0	This register transmits and receives data.	_
	During transmission, data is transferred from registers ICiRDT to ICiDRS and transmitted from the SDA i pin.	
	During reception, data is transferred from registers ICiDRS to the ICiDRR after 1 byte of data reception ends.	

25.3 Common Items for Multiple Modes

25.3.1 Transfer Clock

When the MST bit in the ICiCR1 register is set to 0, the transfer clock is the external clock input from the SCL_i pin.

When the MST bit in the ICiCR1 register is set to 1, the transfer clock is the internal clock selected by bits CKS0 to CKS3 in the ICiCR1 register and bits IICiTCTWI and IICiTCHALF in the PINSR, PINSR1, and PINSR2 registers and the transfer clock is output from the SCL_i pin. Tables 25.4 and 25.5 list the Transfer Rate Examples.

i = 0 to 3

Table 25.4 Transfer Rate Examples (1)

PINSR, PINSR1, and PINSR2 Registers		ICiCR1 Register			Transfer	Transfer Rate					
IICiTCHALF	IICiTCTWI	CKS3	CKS2	CKS1	CKS0	Clock	f1 = 5 MHz	f1 = 8 MHz	f1 = 10 MHz	f1 = 16 MHz	f1 = 20 MHz
				0	0	f1/28	179 kHz	286 kHz	357 kHz	571 kHz	714 kHz
			0		1	f1/40	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
		0		1	0	f1/48	104 kHz	167 kHz	208 kHz	333 kHz	417 kHz
				'	1	f1/64	78.1 kHz	125 kHz	156 kHz	250 kHz	313 kHz
	0		1	0	0	f1/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
				0	1	f1/100	50.0 kHz	80.0 kHz	100 kHz	160 kHz	200 kHz
				1	0	f1/112	44.6 kHz	71.4 kHz	89.3 kHz	143 kHz	179 kHz
0					1	f1/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
U		1 -	0	0	0	f1/56	89.3 kHz	143 kHz	179 kHz	286 kHz	357 kHz
					1	f1/80	62.5 kHz	100 kHz	125 kHz	200 kHz	250 kHz
				1	0	f1/96	52.1 kHz	83.3 kHz	104 kHz	167 kHz	208 kHz
					1	f1/128	39.1 kHz	62.5 kHz	78.1 kHz	125 kHz	156 kHz
			1	_	0	f1/160	31.3 kHz	50.0 kHz	62.5 kHz	100 kHz	125 kHz
				0	1	f1/200	25.0 kHz	40.0 kHz	50.0 kHz	80.0 kHz	100 kHz
				1	0	f1/224	22.3 kHz	35.7 kHz	44.6 kHz	71.4 kHz	89.3 kHz
					1	f1/256	19.5 kHz	31.3 kHz	39.1 kHz	62.5 kHz	78.1 kHz

Table 25.5 Transfer Rate Examples (2)

PINSR, PINSR1, and PINSR2 Registers		ICiCR1 Register			Transfer	Transfer Rate					
IICiTCHALF	IICiTCTWI	CKS3	CKS2	CKS1		Clock	f1 = 5 MHz	f1 = 8 MHz	f1 = 10 MHz	f1 = 16 MHz	f1 = 20 MHz
				0	0	f1/28	358 kHz	572 kHz	714 kHz	1142 kHz	
			0	U	1	f1/40	250 kHz	400 kHz	500 kHz	800 kHz	1000 kHz
			U	1	0	f1/48	208 kHz	334 kHz	416 kHz	666 kHz	834 kHz
		0		ı	1	f1/64	156 kHz	250 kHz	312 kHz	500 kHz	626 kHz
				0	0	f1/80	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
			1		1	f1/100	100 kHz	160 kHz	200 kHz	320 kHz	400 kHz
			'	1	0	f1/112	89 kHz	143 kHz	179 kHz	286 kHz	358 kHz
0	1			'	1	f1/128	78 kHz	125 kHz	156 kHz	250 kHz	312 kHz
U	ı			0	0	f1/56	179 kHz	286 kHz	358 kHz	572 kHz	714 kHz
			0 -	U	1	f1/80	125 kHz	200 kHz	250 kHz	400 kHz	500 kHz
				1	0	f1/96	104 kHz	167 kHz	208 kHz	334 kHz	416 kHz
		1		1	1	f1/128	78 kHz	125 kHz	156 kHz	250 kHz	312 kHz
			1 -	0	0	f1/160	63 kHz	100 kHz	125 kHz	200 kHz	250 kHz
					1	f1/200	50 kHz	80 kHz	100 kHz	160 kHz	200 kHz
				1	0	f1/224	45 kHz	71 kHz	89 kHz	143 kHz	179 kHz
					1	f1/256	39 kHz	63 kHz	78 kHz	125 kHz	156 kHz
		0		0	0	f1/28	90 kHz	143 kHz	179 kHz	286 kHz	357 kHz
			1		1	f1/40	63 kHz	100 kHz	125 kHz	200 kHz	250 kHz
				1	0	f1/48	52 kHz	84 kHz	104 kHz	167 kHz	209 kHz
					1	f1/64	39 kHz	63 kHz	78 kHz	125 kHz	157 kHz
				0	0	f1/80	31 kHz	50 kHz	63 kHz	100 kHz	125 kHz
					1	f1/100	25 kHz	40 kHz	50 kHz	80 kHz	100 kHz
				1	0	f1/112	22 kHz	36 kHz	45 kHz	72 kHz	90 kHz
	0				1	f1/128	20 kHz	31 kHz	39 kHz	63 kHz	78 kHz
1	U			_	0	f1/56	45 kHz	72 kHz	90 kHz	143 kHz	179 kHz
			0	0	1	f1/80	31 kHz	50 kHz	63 kHz	100 kHz	125 kHz
			0	_	0	f1/96	26 kHz	42 kHz	52 kHz	84 kHz	104 kHz
				1	1	f1/128	20 kHz	31 kHz	39 kHz	63 kHz	78 kHz
		1		_	0	f1/160	16 kHz	25 kHz	31 kHz	50 kHz	63 kHz
				0	1	f1/200	13 kHz	20 kHz	25 kHz	40 kHz	50 kHz
			1		0	f1/224	11 kHz	18 kHz	22 kHz	36 kHz	45 kHz
				1	1	f1/256	10 kHz	16 kHz	20 kHz	31 kHz	39 kHz

25.3.2 SDA_i (i = 0 to 3) Pin Digital Delay Selection

The digital delay value for the SDA_i pin can be selected by bits SDAiDLY0 to SDAiDLY1 in the PINSR, PINSR1, and PINSR2 registers.

Figure 25.3 shows the Operating Example of Digital Delay for SDA_i Pin (i = 0 to 3).




Figure 25.3 Operating Example of Digital Delay for SDA_i Pin (i = 0 to 3)

25.3.3 Interrupt Requests

The I²C bus interface has six interrupt requests when the I²C bus format is used and four interrupt requests when the clock synchronous serial format is used. Table 25.6 lists the Interrupt Requests of I²C bus Interface. Because these interrupt requests are allocated at the I²C bus interface interrupt vector table, the source must be determined bit by bit.

Table 25.6 Interrupt Requests of I²C bus Interface

			Format			
Interrupt Request		Generation Condition	I ² C bus	Clock Synchronous Serial		
Transmit data empty	TXI	TIE = 1 and TDRE = 1	Enabled	Enabled		
Transmit ends	TEI	TEIE = 1 and TEND = 1	Enabled	Enabled		
Receive data full	RXI	RIE = 1 and RDRF = 1	Enabled	Enabled		
Stop condition detection	STPI	STIE = 1 and STOP = 1	Enabled	Disabled		
NACK detection	NAKI	NAKIE = 1 and AL = 1	Enabled	Disabled		
Arbitration lost/overrun error		(or NAKIE = 1 and NACKF = 1)	Enabled	Enabled		

STIE, NAKIE, RIE, TEIE, TIE: Bits in ICiIER register

AL, STOP, NACKF, RDRF, TEND, TDRE: Bits in ICiSR (i = 0 to 3) register

When generation conditions listed in Table 25.6 are met, an I²C bus interface interrupt request is generated. Set the interrupt generation conditions to 0 by the I²C bus interface interrupt routine.

Note that bits TDRE and TEND are automatically set to 0 by writing transmit data to the ICiDRT register and that the RDRF bit is automatically set to 0 by reading the ICiDRR register. Especially, the TDRE bit is set to 0 when writing transmit data to the ICiDRT register and set to 1 when transferring data from the ICiDRT register to the ICiDRS register. If the TDRE bit is further set to 0, additional 1 byte may be transmitted.

Also, set the STIE bit to 1 (stop condition detection interrupt request enabled) when the STOP bit is set to 0.

25.4 I²C bus Interface Mode

25.4.1 I²C bus Format

When the FS bit in the SARi (i = 0 to 3) register is set to 0, the I²C bus format is used for communication. Figure 25.4 shows the I²C bus Format and Bus Timing. The first frame following the start condition consists of 8 bits.




Figure 25.4 I²C bus Format and Bus Timing

25.4.2 Master Transmit Operation

In master transmit mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal. Figures 25.5 and 25.6 show the Operating Timing in Master Transmit Mode (I²C bus Interface Mode).

The transmit procedure and operation in master transmit mode are as follows.

- (1) Set the STOP bit in the ICiSR register to 0 for initialization, and set the ICE bit in the ICiCR1 register to 1 (transfer operation enabled). Then, set bits WAIT and MLS in the ICiMR register and bits CKS0 to CKS3 in the ICiCR1 register (initial setting).
- (2) After confirming that the bus is released by reading the BBSY bit in the ICiCR2 register, set bits TRS and MST in the ICiCR1 register to master transmit mode. Then, write 1 to the BBSY bit and 0 to the SCP bit with the MOV instruction (start condition generated). This will generate a start condition.
- (3) After confirming that the TDRE bit in the ICiSR register is set to 1 (data is transferred from registers ICiDRT to ICiDRS), write transmit data to the ICiDRT register (data in which a slave address and R/W are indicated in the 1st byte). At this time, the TDRE bit is automatically set to 0. When data is transferred from registers ICiDRT to ICiDRS, the TDRE bit is set to 1 again.
- (4) When 1 byte of data transmission is completed while the TDRE bit is set to 1, the TEND bit in the ICiSR register is set to 1 at the rising edge of the 9th clock cycle of the transmit clock. After confirming that the slave device is selected by reading the ACKBR bit in the ICiIER register, write the 2nd byte of data to the ICiDRT register. Since the slave device is not acknowledged when the ACKBR bit is set to 1, generate a stop condition. Stop condition generation is enabled by writing 0 to the BBSY bit and 0 to the SCP bit with the MOV instruction. The SCL_i signal is fixed "L" until data is ready or a stop condition is generated.
- (5) Write the transmit data after the 2nd byte to the ICiDRT register every time the TDRE bit is set to 1.
- (6) When the number of bytes to be transmitted is written to the ICiDRT register, wait until the TEND bit is set to 1 while the TDRE bit is set to 1. Or wait for NACK (NACKF bit in ICiSR register = 1) from the receive device while the ACKE bit in the ICiIER register is set to 1 (when the receive acknowledge bit is set to 1, transfer is halted). Then, generate a stop condition before setting the TEND bit or the NACKF bit to 0.
- (7) When the STOP bit in the ICiSR register is set to 1, return to slave receive mode.




Figure 25.5 Operating Timing in Master Transmit Mode (I²C bus Interface Mode) (1)




Figure 25.6 Operating Timing in Master Transmit Mode (I²C bus Interface Mode) (2)

25.4.3 Master Receive Operation

In master receive mode, the master device outputs the receive clock, receives data from the slave device, and returns an acknowledge signal. Figures 25.7 and 25.8 show the Operating Timing in Master Receive Mode (I²C bus Interface Mode).

The receive procedure and operation in master receive mode are shown below.

- (1) After setting the TEND bit in the ICiSR register to 0, set the TRS bit in the ICiCR1 register to 0 to switch from master transmit mode to master receive mode. Then set the TDRE bit in the ICiSR register to 0.
- (2) Dummy reading the ICiDRR register starts receive operation. The receive clock is output in synchronization with the internal clock and data is received. The master device outputs the level set by the ACKBT bit in the ICiIER register to the SDA_i pin at the rising edge of the 9th clock cycle of the receive clock
- (3) When 1-frame of data reception is completed, the RDRF bit in the ICiSR register is set to 1 at the rising edge of the 9th clock cycle of the receive clock. At this time, if the ICiDRR register is read, the received data can be read and the RDRF bit is set to 0 simultaneously.
- (4) Continuous receive operation is enabled by reading the ICiDRR register every time the RDRF bit is set to 1. If reading the ICiDRR register is delayed by another process and the 8th clock cycle falls while the RDRF bit is set to 1, the SCL_i signal is fixed "L" until the ICiDRR register is read.
- (5) If the next frame is the last receive frame and the RCVD bit in the ICiCR1 register is set to 1 (next receive operation disabled) before reading the ICiDRR register, stop condition generation is enabled after the next receive operation.
- (6) When the RDRF bit is set to 1 at the rising edge of the 9th clock cycle of the receive clock, generate a stop condition. When a stop condition generation or a start condition regeneration overlaps with the falling edge of the ninth clock cycle of SCL_i, an additional cycle is output after the ninth clock cycle. Refer to **25.9 Notes on I**²C **bus Interface**.
- (7) When the STOP bit in the ICiSR register is set to 1, read the ICiDRR register and set the RCVD bit to 0 (next receive operation continues).
- (8) Return to slave receive mode.




Figure 25.7 Operating Timing in Master Receive Mode (I²C bus Interface Mode) (1)




Figure 25.8 Operating Timing in Master Receive Mode (I²C bus Interface Mode) (2)

25.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data while the master device outputs the receive clock and returns an acknowledge signal. Figures 25.9 and 25.10 show the Operating Timing in Slave Transmit Mode (I²C bus Interface Mode).

The transmit procedure and operation in slave transmit mode are as follows.

- (1) Set the ICE bit in the ICiCR1 register to 1 (transfer operation enabled), and set bits WAIT and MLS in the ICiMR register and bits CKS0 to CKS3 in the ICiCR1 register (initial setting). Then, set bits TRS and MST in the ICiCR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the first frame after detecting the start condition, the slave device outputs the level set by the ACKBT bit in the ICiIER register to the SDA_i pin at the rising edge of the 9th clock cycle. At this time, if the 8th bit of data (R/\overline{W}) is 1, bits TRS and TDRE in the ICiSR register are set to 1, and the mode is switched to slave transmit mode automatically. Continuous transmission is enabled by writing transmit data to the ICiDRT register every time the TDRE bit is set to 1.
- (3) When the TDRE bit in the ICiDRT register is set to 1 after the last transmit data is written to the ICiDRT register, wait until the TEND bit in the ICiSR register is set to 1 while the TDRE bit is set to 1. When the TEND bit is set to 1, set the TEND bit to 0.
- (4) Set the TRS bit to 0 and dummy read the ICiDRR register to end the process. This will release the SCL_i signal.
- (5) Set the TDRE bit to 0.




Figure 25.9 Operating Timing in Slave Transmit Mode (I²C bus Interface Mode) (1)





Figure 25.10 Operating Timing in Slave Transmit Mode (I²C bus Interface Mode) (2)

25.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and data, and the slave device returns an acknowledge signal. Figures 25.11 and 25.12 show the Operating Timing in Slave Receive Mode (I²C bus Interface Mode).

The receive procedure and operation in slave receive mode are as follows.

- (1) Set the ICE bit in the ICiCR1 register to 1 (transfer operation enabled), and set bits WAIT and MLS in the ICiMR register and bits CKS0 to CKS3 in the ICiCR1 register (initial setting). Then, set bits TRS and MST in the ICiCR1 register to 0 and wait until the slave address matches in slave receive mode.
- (2) When the slave address matches at the first frame after detecting the start condition, the slave device outputs the level set in the ACKBT bit in the ICiIER register to the SDA_i pin at the rising edge of the 9th clock cycle. Since the RDRF bit in the ICiSR register is set to 1 simultaneously, dummy read the ICiDRR register (the read data is unnecessary because it indicates the slave address and R/\overline{W}).
- (3) Read the ICiDRR register every time the RDRF bit is set to 1. If the 8th clock cycle falls while the RDRF bit is set to 1, the SCL_i signal is fixed "L" until the ICiDRR register is read. The setting change of the acknowledge signal returned to the master device before reading the ICiDRR register takes affect from the following transfer frame.
- (4) Reading the last byte is also performed by reading the ICiDRR register.



Operating Timing in Slave Receive Mode (I²C bus Interface Mode) (1) **Figure 25.11**




Figure 25.12 Operating Timing in Slave Receive Mode (I²C bus Interface Mode) (2)

25.5 Clock Synchronous Serial Mode

25.5.1 Clock Synchronous Serial Format

When the FS bit in the SARi register is set to 1, the clock synchronous serial format is used for communication. Figure 25.13 shows the Transfer Format of Clock Synchronous Serial Format.

When the MST bit in the ICiCR1 register is set to 1, the transfer clock is output from the SCL_i pin. When the MST bit is set to 0, the external clock is input.

The transfer data is output between successive falling edges of the SCL_i clock, and data is determined at the rising edge of the SCL_i clock. MSB-first or LSB-first can be selected as the order of the data transfer by setting the MLS bit in the ICiMR register. The SDA_i output level can be changed by the SDAO bit in the ICiCR2 register during transfer standby.




Figure 25.13 Transfer Format of Clock Synchronous Serial Format

25.5.2 Transmit Operation

In transmit mode, transmit data is output from the SDA_i pin in synchronization with the falling edge of the transfer clock. The transfer clock is output when the MST bit in the ICiCR1 register is set to 1 and input when the MST bit is set to 0.

Figure 25.14 shows the Operating Timing in Transmit Mode (Clock Synchronous Serial Mode).

The transmit procedure and operation in transmit mode are as follows.

- (1) Set the ICE bit in the ICiCR1 register to 1 (transfer operation enabled). Then set bits CKS0 to CKS3 in the ICiCR1 register and the MST bit (initial setting).
- (2) Set the TRS bit in the ICiCR1 register to 1 to select transmit mode. This will set the TDRE bit in the ICiSR register to 1.
- (3) After confirming that the TDRE bit is set to 1, write transmit data to the ICiDRT register. Data is transferred from registers ICiDRT to ICiDRS and the TDRE bit is automatically set to 1. Continuous transmission is enabled by writing data to the ICiDRT register every time the TDRE bit is set to 1. To switch from transmit to receive mode, set the TRS bit to 0 while the TDRE bit is set to 1.




Figure 25.14 Operating Timing in Transmit Mode (Clock Synchronous Serial Mode)

25.5.3 Receive Operation

In receive mode, data is latched at the rising edge of the transfer clock. The transfer clock is output when the MST bit in the ICiCR1 register is set to 1 and input when the MST bit is set to 0.

Figure 25.15 shows the Operating Timing in Receive Mode (Clock Synchronous Serial Mode).

The receive procedure and operation in receive mode are as follows.

- (1) Set the ICE bit in the ICiCR1 register to 1 (transfer operation enabled). Then set bits CKS0 to CKS3 in the ICiCR1 register and the MST bit (initial setting).
- (2) Set the MST bit to 1 while the transfer clock is being output. This will start the output of the receive clock.
- (3) When the receive operation is completed, data is transferred from registers ICiDRS to ICiDRR and the RDRF bit in the ICiSR register is set to 1. When the MST bit is set to 1, the clock is output continuously since the next byte of data is enabled for reception. Continuous reception is enabled by reading the ICiDRR register every time the RDRF bit is set to 1. If the 8th clock cycle rises while the RDRF bit is set to 1, an overrun is detected and the AL bit in the ICiSR register is set to 1. At this time, the last receive data is retained in the ICiDRR register.
- (4) When the MST bit is set to 1, set the RCVD bit in the ICiCR1 register to 1 (next receive operation disabled) and read the ICiDRR register. The SCL signal is fixed "H" after the following byte of data reception is completed.

i = 0 to 3




Figure 25.15 Operating Timing in Receive Mode (Clock Synchronous Serial Mode)

25.6 Examples of Register Setting

Figures 25.16 to 25.19 show Examples of Register Setting When Using I²C bus interface.




Figure 25.16 Register Setting Example in Master Transmit Mode (I²C bus Interface Mode)




Figure 25.17 Register Setting Example in Master Receive Mode (I²C bus Interface Mode)




Figure 25.18 Register Setting Example in Slave Transmit Mode (I²C bus Interface Mode)




Figure 25.19 Register Setting Example in Slave Receive Mode (I²C bus Interface Mode)

25.7 Noise Canceller

The states of pins SCL_i and SDA_i are routed through the noise canceller before being latched internally. Figure 25.20 shows a Noise Canceller Block Diagram.

The noise canceller consists of two cascaded latch and match detector circuits. When the SCL_i pin input signal (or SDA_i pin input signal) is sampled on f1 and two latch outputs match, the level is passed forward to the next circuit. When they do not match, the former value is retained.

i = 0 to 3




Figure 25.20 Noise Canceller Block Diagram

25.8 Bit Synchronization Circuit

When the I²C bus interface is set to master mode, the high-level period may become shorter if:

- The SCL_i signal is driven L level by a slave device
- The rise speed of the SCL_i signal is reduced by a load (load capacity or pull-up resistor) on the SCL_i line. Therefore, the SCL_i signal is monitored and communication is synchronized bit by bit.

Figure 25.21 shows the Bit Synchronization Circuit Timing and Table 25.7 lists the Time between Changing SCL_i Signal from "L" Output to High-Impedance and Monitoring SCL_i Signal.

i = 0 to 3




Figure 25.21 Bit Synchronization Circuit Timing

Table 25.7 Time between Changing SCL_i Signal from "L" Output to High-Impedance and Monitoring SCL_i Signal

ICiCR1	SCL i Monitoring Time	
CKS3	CKS2	SCL_i Monitoring Time
0	0	7.5Tcyc
	1	19.5Tcyc
1	0	17.5Tcyc
	1	41.5Tcyc

i = 0 to 3

1Tcyc = 1/f1(s)

25.9 Notes on I²C bus Interface

To use the I²C bus interface, set the IICiSEL bit in the SSUIICSR register to 1 (I²C bus interface function selected).

25.9.1 Master Receive Mode

After a master receive operation is completed, when a stop condition generation or a start condition regeneration overlaps with the falling edge of the ninth clock cycle of SCL_i, an additional cycle is output after the ninth clock cycle.

25.9.1.1 Countermeasure

After a master receive operation is completed, confirm the falling edge of the ninth clock cycle of SCL_i and generate a stop condition or regenerate a start condition.

Confirm the falling edge of the ninth clock cycle of SCL_i as follows: Confirm the SCLO bit in the ICiCR2 register (SCL_i monitor flag) becomes 0 (SCL_i pin is low) after confirming the RDRF bit in the ICiSR register (receive data register full flag) becomes 1.

i = 0 to 3

25.9.2 The ICE Bit in the ICiCR1 (i = 0 to 3) Register and the IICiRST (i = 0 to 3) Bit in the ICiCR2 Register

When writing 0 to the ICE bit or 1 to the IICiRST bit during an I²C bus interface operation, the BBSY bit in the ICiCR2 register and the STOP bit in the ICiSR register may become undefined.

25.9.2.1 Conditions When Bits Become Undefined

- When this module occupies the bus in master transmit mode (bits MST and TRS in the ICiCR1 register are 1).
- When this module occupies the bus in master receive mode (the MST bit is 1 and the TRS bit is 0).
- When this module transmits data in slave transmit mode (the MST bit is 0 and the TRS bit is 1).
- When this module transmits an acknowledge in slave receive mode (bits MST and TRS are 0).

25.9.2.2 Countermeasures

- When the start condition (the SDA_i falling edge when SCL_i is high) is input, the BBSY bit becomes 1.
- When the stop condition (the SDA i rising edge when SCL i is high) is input, the BBSY bit becomes 0.
- When writing 1 to the BBSY bit, 0 to the SCP bit, and the start condition (the SDA_i falling edge when SCL_i is high) is output while SCL_i and SDA_i are high in master transmit mode, the BBSY bit becomes 1.
- When writing 0 to bits BBSY and SCP, the stop condition (the SDA_i rising edge when SCL_i is high) is output while SDA_i is low, and this is the only module that holds SCL_i low in master transmit mode or master receive mode, the BBSY bit becomes 0.
- When writing 1 to the FS bit in the SARi register, the BBSY bit becomes 0.

i = 0 to 3

25.9.2.3 Additional Descriptions Regarding the IICiRST (i = 0 to 3) Bit

- When writing 1 to the IICiRST bit, bits SDAO and SCLO in the ICiCR2 register become 1.
- When writing 1 to the IICiRST bit in master transmit mode and slave transmit mode, the TDRE bit in the ICiSR register becomes 1.
- While the control block of the I²C bus interface is reset by setting the IICiRST bit to 1, writing to bits BBSY, SCP, and SDAO is disabled. Write 0 to the IICiRST bit before writing to the BBSY bit, SCP bit, or SDAO bit.
- Even when writing 1 to the IICiRST bit, the BBSY bit does not become 0. However, the stop condition (the SDA_i rising edge when SCL_i is high) may be generated depending on the states of SCL_i and SDA_i and the BBSY bit may become 0. There may also be a similar effect on other bits.
- While the control block of the I²C bus interface is reset by setting the IICiRST bit to 1, data transmission/ reception is stopped. However, the function to detect the start condition, stop condition, or arbitration lost operates. The values in the ICiCR1 register, ICiCR2 register, or ICiSR register may be updated depending on the signals applied to pins SCL_i and SDA_i.

i = 0 to 3

26. A/D Converter

The A/D converter consists of one 10-bit successive approximation A/D converter circuit with a capacitive coupling amplifier. The analog input shares pins $P0_0$ to $P0_7$, and $P1_0$ to $P1_3$.

26.1 Overview

Table 26.1 lists the A/D Converter Performance. Figure 26.1 shows a Block Diagram of A/D Converter.

Table 26.1 A/D Converter Performance

Item	Performance
A/D conversion method	Successive approximation (with capacitive coupling amplifier)
Analog input voltage (1)	0 V to AVCC
Operating clock ϕ AD ⁽²⁾	fAD, fAD divided by 2, fAD divided by 4, fAD divided by 8 (fAD=f1 or fOCO-F)
Resolution	8 bits or 10 bits selectable
Absolute accuracy	AVCC = Vref = 5 V, ϕ AD = 20 MHz • 8-bit resolution ±2 LSB • 10-bit resolution ±3 LSB AVCC = Vref = 3.3 V, ϕ AD = 16 MHz • 8-bit resolution ±2 LSB • 10-bit resolution ±5 LSB AVCC = Vref = 3.0 V, ϕ AD = 10 MHz • 8-bit resolution ±2 LSB • 10-bit resolution ±5 LSB AVCC = Vref = 2.2 V, ϕ AD = 5 MHz • 8-bit resolution ±2 LSB • 10-bit resolution ±2 LSB • 10-bit resolution ±5 LSB
Operating mode	One-shot mode, repeat mode 0, repeat mode 1, single sweep mode, and repeat sweep mode
Analog input pin	12 pins (AN0 to AN11)
A/D conversion start condition	 Software trigger Timer RC External trigger (Refer to 26.3.3 A/D Conversion Start Condition.)
Conversion rate per pin $(\phi AD = fAD)$ (3)	Minimum 44 φAD cycles

Notes:

- 1. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.
- 2. Refer to **Table 30.3 A/D Converter Characteristics** for the operating clock ϕ A/D.
- 3. The conversion rate per pin is minimum 44 ϕ AD cycles for 8-bit and 10-bit resolution.




Figure 26.1 Block Diagram of A/D Converter

26.2 Registers

26.2.1 On-Chip Reference Voltage Control Register (OCVREFCR)

Address (0026h							
Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	OCVREFAN
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0		On-chip reference voltage to	0: On-chip reference voltage and analog input are cut off	R/W
		analog input connect bit (1)	1: On-chip reference voltage and analog input are	
			connected	
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	_			
b4	_			
b5	_			
b6	_			
b7	_			

Note:

1. When on-chip reference voltage is used as analog input, first set the ADEX0 bit in the ADCON1 register to 1 (on-chip reference voltage selected) and then set the OCVREFAN bit to 1 (on-chip reference voltage and analog input are connected).

When on-chip reference voltage is not used as analog input, first set the OCVREFAN bit to 0 (on-chip reference voltage and analog input are cut off) and then set the ADEX0 bit to 0 (extended analog input pin not selected).

Set the PRC3 bit in the PRCR register to 1 (write enabled) before rewriting the OCVREFCR register. If the contents of the OCVREFCR register are rewritten during A/D conversion, the conversion result is undefined.

26.2.2 A/D Register i (ADi) (i = 0 to 7)

After Reset

Address 00C1h to 00C0h (AD0), 00C3h to 00C2h (AD1), 00C5h to 00C4h (AD2), 00C7h to 00C6h (AD3), 00C9h to 00C8h (AD4), 00CBh to 00CAh (AD5), 00CDh to 00CCh (AD6), 00CFh to 00CEh (AD7)

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	_
After Reset	Х	Х	Х	Χ	Х	Х	Х	Х
Bit	b15	b14	b13	b12	b11	b10	b9	b8
Symbol								

	Fun	ction	
Bit	10-Bit Mode	8-Bit Mode	R/W
	(BITS Bit in ADCON1 Register = 1)	(BITS Bit in ADCON1 Register = 0)	
b0	8 low-order bits in A/D conversion result	A/D conversion result	R
b1			
b2			
b3			
b4			
b5			
b6			
b7			
b8	2 high-order bits in A/D conversion result	When read, the content is 0.	R
b9			
b10	Nothing is assigned. If necessary, set to 0. When r	read, the content is 0.	_
b11			
b12			
b13			
b14			
b15	Reserved bit	When read, the content is undefined.	R

If the contents of the ADCON1, ADMOD, ADINSEL, or OCVREFCR register are written during A/D conversion, the conversion result is undefined.

When using the A/D converter in 10-bit mode, repeat mode 0, repeat mode 1, or repeat sweep mode, access the ADi register in 16-bit units. Do not access it in 8-bit units.

26.2.3 A/D Mode Register (ADMOD)

Address 00D4h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADCAP1	ADCAP0	MD2	MD1	MD0	CKS2	CKS1	CKS0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CKS0	Division select bit	b1 b0	R/W
b1	CKS1		0 0: fAD divided by 8 0 1: fAD divided by 4	R/W
			1 0: fAD divided by 2	
			1	
	01/00		1 1: fAD divided by 1 (no division)	D ///
b2	CKS2	Clock source select bit (1)	0: Selects f1	R/W
			1: Selects fOCO-F	
b3	MD0	A/D operating mode select bit	b5 b4 b3 0 0 0: One-shot mode	R/W
b4	MD1		0 0 1: Do not set.	R/W
b5	MD2			R/W
			0 1 0: Repeat mode 0	
			0 1 1: Repeat mode 1	
			1 0 0: Single sweep mode	
			1 0 1: Do not set.	
			1 1 0: Repeat sweep mode	
			1 1 1: Do not set.	
b6	ADCAP0	A/D conversion trigger select	b7 b6	R/W
b7	ADCAP1	bit	0 0: A/D conversion starts by software trigger (ADST bit in ADCON0 register)	R/W
			0 1: Do not set.	
			1 0: A/D conversion starts by conversion trigger from timer	
			RC	
			1 1: A/D conversion starts by external trigger (ADTRG)	

Note:

1. When the CKS2 bit is changed, wait for 3 ϕ AD cycles or more before starting A/D conversion.

If the ADMOD register is rewritten during A/D conversion, the conversion result is undefined.

26.2.4 A/D Input Select Register (ADINSEL)

Address 00D5h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADGSEL1	ADGSEL0	SCAN1	SCAN0	_	CH2	CH1	CH0
After Reset	1	1	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	CH0	Analog input pin select bit	Refer to Table 26.2 Analog Input Pin Selection.	R/W
b1	CH1			R/W
b2	CH2			R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	SCAN0	A/D sweep pin count select bit	b5 b4	R/W
b5	SCAN1		0 0: 2 pins 0 1: 4 pins 1 0: 6 pins 1 1: 8 pins	R/W
b6	ADGSEL0	A/D input group select bit	0 0: Port P0 group selected	R/W
b7	ADGSEL1		0 1: Port P1 group selected 1 0: Do not set. 1 1: Port group not selected	R/W

If the ADINSEL register is rewritten during A/D conversion, the conversion result is undefined.

Table 26.2 Analog Input Pin Selection

Bits CH2 to CH0	Bits ADGSEL1, ADGSEL0 = 00b	Bits ADGSEL1, ADGSEL0 = 01b
000b	AN0	AN8
001b	AN1	AN9
010b	AN2	AN10
011b	AN3	AN11
100b	AN4	Do not set.
101b	AN5	
110b	AN6	
111b	AN7	

26.2.5 A/D Control Register 0 (ADCON0)

Address 00D6h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	_	_	ADST
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADST	A/D conversion start flag	0: Stop A/D conversion	R/W
			1: Start A/D conversion	
b1	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	
b2	_			
b3	<u> </u>			
b4	_			
b5	_			
b6	_			
b7	_			

ADST Bit (A/D conversion start flag)

[Conditions for setting to 1]

When A/D conversion starts and while A/D conversion is in progress.

[Condition for setting to 0]

When A/D conversion stops.

26.2.6 A/D Control Register 1 (ADCON1)

Address 00D7h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	ADDDAEL	ADDDAEN	ADSTBY	BITS	_	_	_	ADEX0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	ADEX0	Extended analog input pin select bit (1)	Extended analog input pin not selected Con-chip reference voltage selected (2, 6, 7)	R/W
b1	_	Reserved bits	Set to 0.	R/W
b2	_			
b3	_			
b4	BITS	8/10-bit mode select bit	0: 8-bit mode 1: 10-bit mode	R/W
b5	ADSTBY	A/D standby bit (3)	A/D operation stops (standby) (4) A/D operation enabled	R/W
b6	ADDDAEN	A/D open-circuit detection assist function enable bit ^(5, 7)	0: Disabled 1: Enabled	R/W
b7	ADDDAEL	A/D open-circuit detection assist method select bit ⁽⁵⁾	Discharge before conversion Precharge before conversion	R/W

Notes:

- 1. When on-chip reference voltage is used as analog input, first set the ADEX0 bit to 1 (on-chip reference voltage selected) and then set the OCVREFAN bit in the OCVREFCR register to 1 (on-chip reference voltage and analog input are connected).
 - When on-chip reference voltage is not used as analog input, first set the OCVREFAN bit to 0 (on-chip reference voltage and analog input are cut off) and then set the ADEX0 bit to 0 (extended analog input pin not selected).
- 2. Do not set to 1 (A/D conversion using comparison reference voltage as input) in single sweep mode or repeat sweep mode.
- 3. When the ADSTBY bit is changed from 0 (A/D operation stops) to 1 (A/D operation enabled), wait for 1 φAD cycle or more before starting A/D conversion.
- 4. Stop the SSU A/D function before setting to standby. When the ADSBY bit is set to 1 (standby), any access to the A/D associated registers (addresses 00C0h to 00CFh, and 00D4h to 00D7h) is disabled.
- 5. To enable the A/D open-circuit detection assist function, select the conversion start state with the ADDDAEL bit after setting the ADDDAEN bit to 1 (enabled).
 - The conversion result with an open circuit varies with external circuits. Careful evaluation should be performed according to the system before using this function.
- 6. When on-chip reference voltage is used (ADEX0 = 1), set bits CH2 to CH0 in the ADINSEL register to 000b.
- 7. When on-chip reference voltage is used (ADEX0 = 1), set the ADDDAEN bit to 0 (A/D open-circuit detection assist function disabled).

If the ADCON1 register is rewritten during A/D conversion, the conversion result is undefined.

26.3 Common Items for Multiple Modes

26.3.1 Input/Output Pins

The analog input shares pins $P0_0$ to $P0_7$, and $P1_0$ to $P1_3$ in AN0 to AN11. When using the ANi (i=0 to 11) pin as input, set the corresponding port direction bit to 0 (input mode). After changing the A/D operating mode, select an analog input pin again.

26.3.2 A/D Conversion Cycles

Figure 26.2 shows a Timing Diagram of A/D Conversion. Figure 26.3 shows the A/D Conversion Cycles (ϕ AD = fAD).




Figure 26.2 Timing Diagram of A/D Conversion




Figure 26.3 A/D Conversion Cycles (ϕ AD = fAD)

Table 26.3 lists the Number of Cycles for A/D Conversion Items. The A/D conversion time is defined as follows.

The start process time varies depending on which ϕAD is selected.

When 1 (A/D conversion starts) is written to the ADST bit in the ADCON0 register, an A/D conversion starts after the start process time has elapsed. Reading the ADST bit before the A/D conversion returns 0 (A/D conversion stops).

In the modes where an A/D conversion is performed on multiple pins or multiple times, the between-execution process time is inserted between the A/D conversion execution time for one pin and the next A/D conversion time.

In one-shot mode and single sweep mode, the ADST bit is set to 0 during the end process time and the last A/D conversion result is stored in the ADi register.

- In on-shot mode
 Start process time + A/D conversion execution time + end process time
- When two pins are selected in single sweep mode

 Start process time + (A/D conversion execution time + between-execution process time + A/D conversion execution time) + end process time

Table 26.3 Number of Cycles for A/D Conversion Items

	A/D Conversion Item	Number of Cycles
Start process time	$\phi AD = fAD$	1 or 2 fAD cycles
	φAD = fAD divided by 2	2 or 3 fAD cycles
	φAD = fAD divided by 4	3 or 4 fAD cycles
	φAD = fAD divided by 8	5 or 6 fAD cycles
A/D conversion	Open-circuit detection disabled	40 φAD cycles + 1 to 3 fAD cycles
execution time	Open-circuit detection enabled	42 φAD cycles + 1 to 3 fAD cycles
Between-execution process time		1 \phiAD cycle
End process time		2 or 3 fAD cycles

26.3.3 A/D Conversion Start Condition

A software trigger, trigger from timer RC, and external trigger are used as A/D conversion start triggers. Figure 26.4 shows the Block Diagram of A/D Conversion Start Control Unit.




Figure 26.4 Block Diagram of A/D Conversion Start Control Unit

26.3.3.1 Software Trigger

A software trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 00b (software trigger).

The A/D conversion starts when the ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

26.3.3.2 Trigger from Timer RC

This trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 10b (timer RC). To use this function, make sure the following conditions are met.

- Bits ADCAP1 to ADCAP0 in the ADMOD register are set to 10b (timer RC).
- Timer RC is used in the output compare function (timer mode, PWM mode, PWM2 mode).
- The ADTRGjE bit (j = A, B, C, D) in the TRCADCR register is set to 1 (A/D trigger occurs at compare match with TRCGRj register).
- The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

When the IMFj bit in the TRCSR register is changed from 0 to 1, A/D conversion starts.

Refer to 19. Timer RC, 19.5 Timer Mode (Output Compare Function), 19.6 PWM Mode, 19.7 PWM2 Mode for the details of timer RC and the output compare function (timer mode, PWM mode, and PWM2 mode).

26.3.3.3 External Trigger

This trigger is selected when bits ADCAP1 to ADCAP0 in the ADMOD register are set to 11b (external trigger (ADTRG)).

To use this function, make sure the following conditions are met.

- Bits ADCAP1 to ADCAP0 in the ADMOD register are set to 11b (external trigger (ADTRG)).
- Set the INT0EN bit in the INTEN register to 1 (INT0 input enabled) and the INT0PL bit to 0 (one edge), and set the POL bit in the INT0IC register to 0 (falling edge selected).
- The PD4_5 bit in the PD4 register is set to 0 (input mode).
- Select the INTO digital filter by bits INTOF1 to INTOF0 in the INTF register.
- The ADST bit in the ADCON0 register is set to 1 (A/D conversion starts).

The IR bit in the INT0IC register is set to 1 (interrupt requested) in accordance with the setting of the POL bit in the INT0IC register and the INT0PL bit in the INTEN register, and a change in the ADTRG pin input (refer to 11.8 Notes on Interrupts).

For details on interrupts, refer to 11. Interrupts.

When the ADTRG pin input is changed from "H" to "L" under the above conditions, A/D conversion starts.

26.3.4 A/D Conversion Result

The A/D conversion result is stored in the ADi register (i = 0 to 7). The register where the result is stored varies depending on the A/D operating mode used. The contents of the ADi register are undefined after a reset. Values cannot be written to the ADi register.

In repeat mode 0, no interrupt request is generated. After the first AD conversion is completed, determine if the A/D conversion time has elapsed by a program.

In one-shot mode, repeat mode 1, single sweep mode, and repeat sweep mode, an interrupt request is generated at certain times, such as when an A/D conversion completes (the IR bit in the ADIC register is set to 1).

However, in repeat mode 1 and repeat sweep mode, A/D conversion continues after an interrupt request is generated. Read the ADi register before the next A/D conversion is completed, since at completion the ADi register is rewritten with the new value.

In one-shot mode and single sweep mode, when bits ADCAP1 to ADCAP0 in the ADMOD register is set to 00b (software trigger), the ADST bit in the ADCON0 register is used to determine whether the A/D conversion or sweep has completed.

During an A/D conversion operation, if the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly terminate A/D conversion, the conversion result of the A/D converter is undefined and no interrupt is generated. The value of the ADi register before A/D conversion may also be undefined.

If the ADST bit is set to 0 by a program, do not use the value of all the ADi register.

26.3.5 Low Current Consumption Function

When the A/D converter is not used, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stops (standby)) to shut off any analog circuit current flow.

To use the A/D converter, set the ADSTBY bit to 1 (A/D operation enabled) and wait for 1 ϕ AD cycle or more before setting the ADST bit in the ADCON0 register to 1 (A/D conversion starts). Do not write 1 to bits ADST and ADSTBY at the same time.

Also, do not set the ADSTBY bit to 0 (A/D operation stops (standby)) during A/D conversion.

26.3.6 On-Chip Reference Voltage (OCVREF)

In one-shot mode, repeat mode 0, and repeat mode 1, the on-chip reference voltage (OCVREF) can be used as analog input.

Any variation in VREF can be confirmed using the on-chip reference voltage. Use the ADEX0 bit in the ADCON1 register and the OCVREFAN bit in the OCVREFCR register to select the on-chip reference voltage. The A/D conversion result of the on-chip reference voltage in one-shot mode or in repeat mode 0 is stored in the AD0 register.

26.3.7 A/D Open-Circuit Detection Assist Function

To suppress influences of the analog input voltage leakage from the previously converted channel during A/D conversion operation, a function is incorporated to fix the electric charge on the chopper amp capacitor to the predetermined state (AVCC or GND) before starting conversion.

This function enables more reliable detection of an open circuit in the wiring connected to the analog input pins. Figure 26.5 shows the A/D Open-Circuit Detection Example on AVCC Side (Precharge before Conversion Selected) and Figure 26.6 shows the A/D Open-Circuit Detection Example on AVSS Side (Discharge before Conversion Selected).




Figure 26.5 A/D Open-Circuit Detection Example on AVCC Side (Precharge before Conversion Selected)




Figure 26.6 A/D Open-Circuit Detection Example on AVSS Side (Discharge before Conversion Selected)

26.4 One-Shot Mode

In one-shot mode, the input voltage to one pin selected from among AN0 to AN11 or OCVREF is A/D converted once.

Table 26.4 lists the One-Shot Mode Specifications.

Table 26.4 One-Shot Mode Specifications

Item	Specification
Function	The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted once.
Resolution	8 bits or 10 bits
A/D conversion start condition	Software trigger Timer RC External trigger (Refer to 26.3.3 A/D Conversion Start Condition.)
A/D conversion stop condition	 A/D conversion completes (If bits ADCAP1 to ADCAP0 in the ADMOD register are set to 00b (software trigger), the ADST bit in the ADCON0 register is set to 0.) Set the ADST bit to 0
Interrupt request generation timing	When A/D conversion completes
Analog input pin	One pin selectable from among AN0 to AN11, or OCVREF.
Storage resister for A/D conversion result	AD0 register: AN0, AN8, OCVREF AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7
Reading of result of A/D converter	Read register AD0 to AD7 corresponding to the selected pin.

26.5 Repeat Mode 0

In repeat mode 0, the input voltage to one pin selected from among AN0 to AN11 or OCVREF is A/D converted repeatedly.

Table 26.5 lists the Repeat Mode 0 Specifications.

Table 26.5 Repeat Mode 0 Specifications

Item	Specification
Function	The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted repeatedly.
Resolution	8 bits or 10 bits
A/D conversion start condition	 Software trigger Timer RC External trigger (Refer to 26.3.3 A/D Conversion Start Condition.)
A/D conversion stop condition	Set the ADST bit in the ADCON0 register to 0
Interrupt request generation timing	Not generated
Analog input pin	One pin selectable from among AN0 to AN11, or OCVREF.
Storage resister for A/D conversion result	AD0 register: AN0, AN8, OCVREF AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7
Reading of result of A/D converter	Read register AD0 to AD7 corresponding to the selected pin.

26.6 Repeat Mode 1

In repeat mode 1, the input voltage to one pin selected from among AN0 to AN11 or OCVREF is A/D converted repeatedly.

Table 26.6 lists the Repeat Mode 1 Specifications. Figure 26.7 shows the Operating Example of Repeat Mode 1.

Table 26.6 Repeat Mode 1 Specifications

Item	Specification
Function	The input voltage to the pin selected by bits CH2 to CH0 and bits ADGSEL1 to ADGSEL0 in the ADINSEL register or the ADEX0 bit in the ADCON1 register is A/D converted repeatedly.
Resolution	8 bits or 10 bits
A/D conversion start condition	 Software trigger Timer RC External trigger (Refer to 26.3.3 A/D Conversion Start Condition.)
A/D conversion stop condition	Set the ADST bit in the ADCON0 register to 0
Interrupt request generation timing	When the A/D conversion result is stored in the AD7 register.
Analog input pin	One pin selectable from among AN0 to AN11, or OCVREF.
Storage resister for A/D conversion result	AD0 register: 1st A/D conversion result, 9th A/D conversion result AD1 register: 2nd A/D conversion result, 10th A/D conversion result AD2 register: 3rd A/D conversion result, 11th A/D conversion result AD3 register: 4th A/D conversion result, 12th A/D conversion result AD4 register: 5th A/D conversion result, 13th A/D conversion result AD5 register: 6th A/D conversion result, 14th A/D conversion result AD6 register: 7th A/D conversion result, 15th A/D conversion result AD7 register: 8th A/D conversion result, 16th A/D conversion result
Reading of result of A/D converter	Read registers AD0 to AD7




Figure 26.7 Operating Example of Repeat Mode 1

26.7 Single Sweep Mode

In single sweep mode, the input voltage to two, four, six, or eight pins selected from among AN0 to AN11 are A/D converted once.

Table 26.7 lists the Single Sweep Mode Specifications. Figure 26.8 shows the Operating Example of Single Sweep Mode.

Table 26.7 Single Sweep Mode Specifications

Item	Specification
Function	The input voltage to the pins selected by bits ADGSEL1 to ADGSEL0 and bits SCAN1 to SCAN0 in the ADINSEL register is A/D converted once.
Resolution	8 bits or 10 bits
A/D conversion start condition	Software trigger Timer RC External trigger (Refer to 26.3.3 A/D Conversion Start Condition.)
A/D conversion stop condition	 If two pins are selected, when A/D conversion of the two selected pins completes (the ADST bit in the ADCON0 register is set to 0). If four pins are selected, when A/D conversion of the four selected pins completes (the ADST bit is set to 0). If six pins are selected, when A/D conversion of the six selected pins completes (the ADST bit is set to 0). If eight pins are selected, when A/D conversion of the eight selected pins completes (the ADST bit is set to 0). Set the ADST bit to 0.
Interrupt request generation timing	 If two pins are selected, when A/D conversion of the two selected pins completes. If four pins are selected, when A/D conversion of the four selected pins completes. If six pins are selected, when A/D conversion of the six selected pins completes. If eight pins are selected, when A/D conversion of the eight selected pins completes.
Analog input pin	AN0 to AN1 (2 pins), AN8 to AN9 (2 pins), AN0 to AN3 (4 pins), AN8 to AN11 (4 pins), AN0 to AN5 (6 pins), AN0 to AN7 (8 pins) (Selectable by bits SCAN1 to SCAN0 and bits ADGSEL1 to ADGSEL0.)
Storage resister for A/D conversion result	AD0 register: AN0, AN8 AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7
Reading of result of A/D converter	Read the registers from AD0 to AD7 corresponding to the selected pin.




Figure 26.8 Operating Example of Single Sweep Mode

26.8 Repeat Sweep Mode

In repeat sweep mode, the input voltage to two, four, six, or eight pins selected from among AN0 to AN11 are A/D converted repeatedly.

Table 26.8 lists the Repeat Sweep Mode Specifications. Figure 26.9 shows the Operating Example of Repeat Sweep Mode.

Table 26.8 Repeat Sweep Mode Specifications

Item	Specification
Function	The input voltage to the pins selected by bits ADGSEL1 to ADGSEL0 and bits SCAN1 to SCAN0 in the ADINSEL register are A/D converted repeatedly.
Resolution	8 bits or 10 bits
A/D conversion start condition	Software trigger Timer RC External trigger (Refer to 26.3.3 A/D Conversion Start Condition.)
A/D conversion stop condition	Set the ADST bit in the ADCON0 register to 0
Interrupt request generation timing	 If two pins are selected, when A/D conversion of the two selected pins completes. If four pins are selected, when A/D conversion of the four selected pins completes. If six pins are selected, when A/D conversion of the six selected pins completes. If eight pins are selected, when A/D conversion of the eight selected pins completes.
Analog input pin	AN0 to AN1 (2 pins), AN8 to AN9 (2 pins), AN0 to AN3 (4 pins), AN8 to AN11 (4 pins), AN0 to AN5 (6 pins), AN0 to AN7 (8 pins) (Selectable by bits SCAN1 to SCAN0 and bits ADGSEL1 to ADGSEL0.)
Storage resister for A/D conversion result	AD0 register: AN0, AN8 AD1 register: AN1, AN9 AD2 register: AN2, AN10 AD3 register: AN3, AN11 AD4 register: AN4 AD5 register: AN5 AD6 register: AN6 AD7 register: AN7
Reading of result of A/D converter	Read the registers from AD0 to AD7 corresponding to the selected pin.




Figure 26.9 Operating Example of Repeat Sweep Mode

26.9 Output Impedance of Sensor under A/D Conversion

To carry out A/D conversion properly, charging the internal capacitor C shown in Figure 26.10 has to be completed within a specified period of time. T (sampling time) as the specified time. Let output impedance of sensor equivalent circuit be R0, internal resistance of microcomputer be R, precision (error) of the A/D converter be X, and the resolution of A/D converter be Y (Y is 1024 in the 10-bit mode, and 256 in the 8-bit mode).

$$\begin{aligned} \text{VC is generally VC= VIN} & \left\{ 1 - e^{-\frac{1}{C(R0 + R)}} t \right\} \\ \text{And when } t = T, \text{ VC } & = \text{ VIN} - \frac{X}{Y} \text{ VIN } = \text{ VIN} \left(1 - \frac{X}{Y} \right) \\ & e^{-\frac{1}{C(R0 + R)}} T_{=} \frac{X}{Y} \\ & - \frac{1}{C(R0 + R)} T = \ln \frac{X}{Y} \end{aligned}$$
 Hence,
$$R0 = -\frac{T}{C \bullet \ln \frac{X}{Y}} - R$$

Figure 26.10 shows the Analog Input Pin and External Sensor Equivalent Circuit. When the difference between VIN and VC becomes 0.1LSB, we find impedance R0 when voltage between pins VC changes from 0 to VIN-(0.1/1024) VIN in time T. (0.1/1024) means that A/D precision drop due to insufficient capacitor charge is held to 0.1LSB at time of A/D conversion in the 10-bit mode. Actual error however is the value of absolute precision added to 0.1LSB.

 $T=0.8~\mu s$ when $\phi AD=20~MHz$. Output impedance R0 for sufficiently charging capacitor C within time T is determined as follows.

 $T = 0.8 \mu s$, $R = 10 k\Omega$, C = 6.0 pF, X = 0.1, and Y = 1024. Hence,

$$R0 = -\frac{0.8 \times 10^{-6}}{6.0 \times 10^{-12} \bullet \ln \frac{0.1}{1024}} - 10 \times 10^{3} \approx 4.4 \times 10^{3}$$

Thus, the allowable output impedance of the sensor equivalent circuit, making the precision (error) 0.1LSB or less, is approximately $4.4~k\Omega$ maximum.




Figure 26.10 Analog Input Pin and External Sensor Equivalent Circuit

26.10 Notes on A/D Converter

• Write to the ADMOD register, the ADINSEL register, the ADCON0 register (other than ADST bit), the ADCON1 register, the OCVREFCR register when A/D conversion is stopped (before a trigger occurs).

- To use the A/D converter in repeat mode 0, repeat mode 1, or repeat sweep mode, select the frequency of the A/D converter operating clock φAD or more for the CPU clock during A/D conversion.
 Do not select fOCO-F as φAD.
- Connect 0.1 µF capacitor between the VREF pin and AVSS pin.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode during A/D conversion regardless of the state of the CM02 bit in the CM0 register (1: Peripheral function clock stops in wait mode or 0: Peripheral function clock does not stop in wait mode).
- Do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops) or the FMR27 bit to 1 (low-consumption-current read mode enabled) during A/D conversion. Otherwise, the A/D conversion result will be undefined.
- Do not change the CKS2 bit in the ADMOD register while fOCO-F is stopped.
- During an A/D conversion operation, if the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly terminate A/D conversion, the conversion result of the A/D converter is undefined and no interrupt is generated. The value of the ADi register before A/D conversion may also be undefined. If the ADST bit is set to 0 by a program, do not use the value of all the ADi register.

R8C/3NT Group 27. Sensor Control Unit

27. Sensor Control Unit

The sensor control unit (SCU) is a function to control the capacitive touch electrode.

The unit measures the floating capacitance of the touch electrode connected to the measurement pin.

As shown in Figure 27.1, there exist electrostatic capacitances between the electrode and the surrounding conductors. Because the human body is an electrical conductor, when a finger is placed close to the electrode, the value of the floating capacitance increases.

The sensor control unit detects the increase in floating capacitance to determine whether the electrode is being touched or not.

For details of the measurement operation principle of the unit's capacitive touch electrode, refer to **27.4 Principle of Measurement Operation**.




Figure 27.1 Increased Floating Capacitance due to Presence of Finger

R8C/3NT Group 27. Sensor Control Unit

27.1 Overview

Figure 27.2 shows a Block Diagram of Sensor Control Unit.

As shown in Figure 27.2, the sensor control unit consists of the status counter, the secondary counter, and the primary counter.

The unit controls the ports, the counters, and data transfer to detect the floating capacitance of the capacitive touch electrode.

The operating clock for the sensor control unit is f1, f2 or f4, which selected as the count source. The count source is supplied to each counter.

The sensor control unit has the following two operating modes:

- Single mode: Touches on a channel are detected.
- Scan mode: Touches on any multiple channels are detected.




Figure 27.2 Block Diagram of Sensor Control Unit

Table 27.1 Pin Configuration of Sensor Control Unit

Pin Name	Assigned Pin	I/O	Description
CHxA	P0_2	I/O	Touch detection
СНхВ	P0_1		Electrostatic capacitive touch detection control
CHxC	P0_0		signal input
CH0	P0_3	Input	Electrostatic capacitive touch detection pins
CH1	P0_4		
CH2	P0_5		
CH3	P0_6		
CH4	P0_7		

R8C/3NT Group 27. Sensor Control Unit

27.2 Registers

27.2.1 SCU Control Register 0 (SCUCR0)

Address 02C0h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SCUIE	BCSHORT	SCCLK1	SCCLK0		SCINIT	SCUE	SCSTRT
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	SCSTRT	Measurement start bit	0: Measurement stops 1: Measurement starts	R/W
b1	SCUE	SCU operation enable bit	O: Operation disabled (1) Coperation enabled	R/W
b2	SCINIT	SCU control block initialize bit	Writing 1 to this bit initializes the SCU control block and the registers. (2)	R/W
b3	_	Reserved bit	Set to 0.	R/W
b4	SCCLK0	Count source select bit	b5 b4	R/W
b5	SCCLK1		0 0: f1 0 1: f2 1 0: f4 1 1: Do not set.	R/W
b6	BCSHORT	CHxB-CHxC short select bit	O: No shorted (The shorting switch is always turned OFF.) 1: Shortened (The shorting switch is turned ON in Status 7 and 14, and turned OFF in Status 4, 11, and 18. The switch is turned ON in Status 6 and 15, and turned OFF in Status 11.)	R/W
b7	SCUIE	SCU interrupt enable bit	SCU interrupt disabled SCU interrupt enabled	R/W

Notes:

- 1. The SCUE bit is not set to 0 (operation disabled) even if the SCSTRT bit is set to 0 (measurement stops), or even if the SCINIT bit is set to 1 (initialized). The SCUE bit is not also set to 0 even if an interrupt request is generated after a measurement finishes. Set this bit to 0 by a program.
- 2. The following are initialized:
 - Registers SCUSTC, SCUCHC, SCUPRC, SCUSCC, SCUDBR, and SCUFR
 - The SCSTRT bit in the SCUCR0 register
 - The SCU control block (data transfer destination address register and SCU timing control counter)

SCSTRT Bit (Measurement Start Bit)

[Conditions for setting to 0]

- Set this bit to 0 by a program (forced stop).
- When an interrupt request is generated after a measurement finishes.
- When 1 is written to the SCINIT bit.

[Condition for setting to 1]

Set to 1 by a program.

When the SCSTRT bit is set to 0 (measurement stops) while bits SCCAP1 to SCCAP0 in the SCUMR register are 0 (software trigger), the value of each counter is retained. When the SCSTRT bit is set to 1 (measurement starts), measurement starts from the status where the measurement is stopped.

When a trigger from timer RC is selected, if the trigger occurs after the SCSTRT bit is set to 0 (measurement stops), measurement starts from Status 1.

SCUE Bit (SCU Operation Enable Bit)

When the SCUE bit is set to 1 (operation enabled), the states will change to as follows:

- The analog path between the CHxB-CHxC path is disconnected (the disconnecting switch is turned OFF).
- The analog channel control decoder is switched for the sensor control unit.
- The analog switch for CHxA is forcibly turned ON.



27.2.2 SCU Mode Register (SCUMR)

Address 02C1h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol SCCAP1 SCCAP0 0 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bits	Set to 0.	R/W
b1	_			
b2	_			
b3	_			
b4	_			
b5	_			
b6	SCCAP0	Touch sensor measurement start trigger	b7 b6	R/W
b7	SCCAP1	select bit (1)	0 0: Software trigger (the SCSTRT bit in the SCUCR0 register) 1: Do not set.	R/W
			1 0: Measurement start trigger from timer RC ⁽¹⁾ 1 1: Do not set.	

Note:

The trigger from timer RC is the same as the trigger AD used.
 The control of trigger output enable is in the register TRCADCR.

27.2.3 SCU Timing Control Register 0 (SCTCR0)

Address 02C2h

Bit b7 b6 b5 b4 b3 b2 b1 b0

Symbol TCS2C | TCS16 | TCS15 | TCS14 | TCS13 | TCS12 | TCS11 | TCS1

Symbol	TCS2C	TCS16	TCS15	TCS14	TCS13	TCS12	TCS11	TCS10
After Reset	0	0	0	0	0	0	1	1
Dit Cum			Dit Nama		1		Tunation	

Bit	Symbol	Bit Name	Function	R/W
b0	TCS10	Period 1 cycle count select bit	b6 b5 b4 b3 b2 b1 b0	R/W
b1	TCS11		0 0 0 0 0 0 0: 1 cycle 0 0 0 0 0 0 1: 2 cycles	R/W
b2	TCS12			R/W
b3	TCS13		: : :	R/W
b4	TCS14	1	1 1 1 1 1 1 1: 128 cycles	R/W
b5	TCS15			R/W
b6	TCS16			R/W
b7	TCS2C	Period 2 control bit	O: The number of cycles for period 2 is selected by bits TCS20 to TCS23 in the SCTCR1 register 1: The number of cycles for period 2 is 0 (skip)	R/W

Bits TCS10 to TCS16 (Period 1 Cycle Count Select Bits)

These bits are used to set the number of cycles for period 1 (period when CHxA = "Hi-Z", CHxB = "Hi-Z", and CHxC = "H"). One to 128 cycles can be selected. After reset, these bits are set to 00000011b (4 cycles).

• Period 1 cycle example

Count source frequency 4 MHz: 250 ns to 32 μs Count source frequency 5 MHz: 200 ns to 25.6 μs

27.2.4 SCU Timing Control Register 1 (SCTCR1)

Address 02C3h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TCS31 TCS30 TCS23 TCS22 TCS21 TCS20 0 After Reset 0 0 0 0 0 0 1

Bit	Symbol	Bit Name	Function	R/W
b0	TCS20	Period 2 cycle count select bit (1)	b3 b2 b1 b0	R/W
b1	TCS21		0 0 0 0: 1 cycle	R/W
b2	TCS22		0 0 0 1: 2 cycles (after reset) 0 0 1 0: 3 cycles	R/W
b3	TCS23		0 0 1 1: 4 cycles	R/W
			0 1 0 0: 5 cycles	
			0 1 0 1: 6 cycles	
			0 1 1 0: 7 cycles	
			0 1 1 1: 8 cycles	
			1 0 0 0: 9 cycles	
			1 0 0 1: 10 cycles	
			1 0 1 0: 11 cycles	
			1 0 1 1: 12 cycles	
			1 1 0 0: 13 cycles	
			1 1 0 1: 14 cycles	
			1 1 1 0: 15 cycles	
			1 1 1 1: 16 cycles	
b4	TCS30	Period 3 cycle count select bit	b5 b4	R/W
b5	TCS31		0 0: 1 cycle (after reset) 0 1: 2 cycles	R/W
			1 0: 3 cycles	
			1 1: 4 cycles	
b6		Nothing is assigned. If necessary, set to 0		
b7		Trouting is assigned. If flecessary, set to t	o. When read, the content is 0.	
υ/				

Note:

1. When the TCS2C bit in the SCTCR0 register is set to 0 (the number of cycles for period 2 is selected by bits TCS20 to TCS23 in the SCTCR1 register), bits TCS20 to TCS23 are enabled.

Bits TCS20 to TCS23 (Period 2 Cycle Count Select Bits)

These bits are used to set the number of cycles for period 2 (period when CHxA = "L", CHxB = "Hi-Z", and CHxC = "Hi-Z").

Table 27.2 Period 2 Cycle example (1)

Count Source Frequency	1 Cycle	2 Cycles (1)	3 Cycles	4 Cycles	5 Cycles	6 Cycles	7 Cycles	8 Cycles
4 MHz	250 ns	500 ns	750 ns	1.0 μs	1.25 μs	1.5 μs	1.75 μs	2.0 μs
5 MHz	200 ns	400 ns	600 ns	800 ns	1.0 μs	1.2 μs	1.4 μs	1.6 μs

Note:

Table 27.3 Period 2 Cycle Example (2)

Count Source Frequency	9 Cycles	10 Cycles	11 Cycles	12 Cycles	13 Cycles	14 Cycles	15 Cycles	16 Cycles
4 MHz	2.25 μs	2.5 μs	2.75 μs	3.0 μs	3.25 μs	3.5 μs	3.75 μs	4.0 μs
5 MHz	1.8 μs	2.0 μs	2.2 μs	2.4 μs	2.6 μs	2.8 μs	3.0 μs	3.2 μs

Bits TCS30 and TCS31(Period 3 Cycle Count Select Bits)

These bits are used to set the number of cycles for period 3 (period when CHxA = "L", CHxB = "L", and CHxC = "Hi-Z").

Table 27.4 Period 3 Cycle Example

Count Source Frequency	1 Cycle ⁽¹⁾	2 Cycles	3 Cycles	4 Cycles
4 MHz	250 ns	500 ns	750 ns	1.0 μs
5 MHz	200 ns	400 ns	600 ns	800 ns

Note:

^{1.} Value after reset.

^{1.} Value after reset.

27.2.5 SCU Timing Control Register 2 (SCTCR2)

Address 02C4h Bit b7 b6 b5 b4 b3 b2 b1 b0 TCS5C Symbol TCS53 TCS52 TCS51 TCS50 TCS42 TCS41 TCS40 After Reset 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	TCS40	Period 4 cycle count select bit	b2 b1 b0	R/W
b1	TCS41	1	0 0 0: 1 cycle (after reset)	R/W
b2	TCS42	1	0 0 1: 2 cycles	R/W
			0 1 0: 3 cycles	
			0 1 1: 4 cycles	
			1 0 0: 5 cycles	
			1 0 1: 6 cycles	
			1 1 0: 7 cycles	
			1 1 1: 8 cycles	
b3	TCS5C	Period 5 control bit	0: The number of cycles for period 5 is selected	R/W
			by bits TCS50 to TCS53	
			1: The number of cycles for period 5 is 0 (skip)	
b4	TCS50	Period 5 cycle count select bit (1)	0 0 0 0: 1 cycle	R/W
b5	TCS51		0 0 0 1: 2 cycles (after reset)	R/W
b6	TCS52	1	0 0 1 1.2 cycles (after reset)	R/W
b7	TCS53	1	0 0 1 1: 4 cycles	
			0 1 0 0: 5 cycles	
			0 1 0 1: 6 cycles	
			0 1 0 1.0 cycles 0 1 1 0: 7 cycles	
			0 1 1 1:8 cycles	
			1 0 0 0: 9 cycles	
			1 0 0 0.9 cycles	
			1 0 1 0: 11 cycles	
			1 0 1 0. 11 cycles 1 0 1 1: 12 cycles	
			1 1 0 0: 13 cycles	
			1 1 0 0. 13 cycles 1 1 0 1: 14 cycles	
			1 1 0 1. 14 cycles 1 1 1 0: 15 cycles	
			1 1 1 1: 16 cycles	

Note:

1. When the TCS5C bit is set to 0 (the number of cycles for period 5 is selected by bits TCS50 to TCS53), bits TCS50 to TCS53 are enabled.

Bits TCS40 to TCS42 (Period 4 Cycle Count Select Bits)

These bits are used to set the number of cycles for period 4.

Table 27.5 Period 4 Cycle Example

Count Source Frequency	1 Cycle ⁽¹⁾	2 Cycles	3 Cycles	4 Cycles	5 Cycles	6 Cycles	7 Cycles	8 Cycles
4 MHz	250 ns	500 ns	750 ns	1.0 μs	1.25 μs	1.5 μs	1.75 μs	2.0 μs
5 MHz	200 ns	400 ns	600 ns	800 ns	1.0 μs	1.2 μs	1.4 μs	1.6 μs

Note:

Bits TCS50 to TCS53 (Period 5 Cycle Count Select Bits)

These bits are used to set the number of cycles for period 5.

Table 27.6 Period 5 Cycle Example (1)

Count Source Frequency	1 Cycle	2 Cycles (1)	3 Cycles	4 Cycles	5 Cycles	6 Cycles	7 Cycles	8 Cycles
4 MHz	250 ns	500 ns	750 ns	1.0 μs	1.25 μs	1.5 μs	1.75 μs	2.0 μs
5 MHz	200 ns	400 ns	600 ns	800 ns	1.0 μs	1.2 μs	1.4 μs	1.6 μs

Note:

Table 27.7 Period 5 Cycle Example (2)

Count Source Frequency	9 Cycles	10 Cycles	11 Cycles	12 Cycles	13 Cycles	14 Cycles	15 Cycles	16 Cycles
4 MHz	2.25 μs	2.5 μs	2.75 μs	3.0 μs	3.25 μs	3.5 μs	3.75 μs	4.0 μs
5 MHz	1.8 μs	2.0 μs	2.2 μs	2.4 μs	2.6 μs	2.8 μs	3.0 μs	3.2 μs

^{1.} Value after reset.

^{1.} Value after reset.

27.2.6 SCU Timing Control Register 3 (SCTCR3)

Address 02C5h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol TCS63 TCS62 TCS61 TCS60 0 0 0 After Reset 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0 b1 b2 b3	TCS60 TCS61 TCS62 TCS63	Period 6 cycle count select bit	b3 b2 b1 b0 0 0 0 0: 1 cycle (after reset) 0 0 0 1: 2 cycles 0 0 1 0: 3 cycles 0 0 1 1: 4 cycles 0 1 0 0: 5 cycles 0 1 0 1: 6 cycles 0 1 1 0: 7 cycles 0 1 1 1: 8 cycles 1 0 0 0: 9 cycles 1 0 0 1: 10 cycles 1 0 1 0: 11 cycles 1 0 1 0: 13 cycles 1 1 0 1: 14 cycles 1 1 0: 15 cycles 1 1 1 1: 16 cycles	R/W R/W R/W R/W
b4	_	Nothing is assigned. If necessary, set to 0	D. When read, the content is 0.	_
b5	_			
b6	_			
b7				

Bits TCS60 to TCS63 (Period 6 Cycle Count Select Bits)

These bits are used to set the number of cycles for period 6 (after Main measurement).

Table 27.8 Period 6 Cycle Example (1)

Count Source Frequency	1 Cycle (1)	2 Cycles	3 Cycles	4 Cycles	5 Cycles	6 Cycles	7 Cycles	8 Cycles
4 MHz	250 ns	500 ns	750 ns	1.0 μs	1.25 μs	1.5 μs	1.75 μs	2.0 μs
5 MHz	200 ns	400 ns	600 ns	800 ns	1.0 μs	1.2 μs	1.4 μs	1.6 μs

Note:

1. Value after reset.

Table 27.9 Period 6 Cycle Example (2)

Count Source Frequency	9 Cycles	10 Cycles	11 Cycles	12 Cycles	13 Cycles	14 Cycles	15 Cycles	16 Cycles
4 MHz	2.25 μs	2.5 μs	2.75 μs	3.0 μs	3.25 μs	3.5 µs	3.75 µs	4.0 μs
5 MHz	1.8 μs	2.0 μs	2.2 μs	2.4 μs	2.6 μs	2.8 μs	3.0 μs	3.2 μs

27.2.7 SCU Channel Control Register (SCHCR)

Address 02C6h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SCUMD	UPDOWN	_	_	_	CHC2	CHC1	CHC0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Fund	ction	R/W
b0	CHC0	Channel select	[In single mode]	[In scan mode]	R/W
b1	CHC1	bit	b2 b1 b0 0 0 0: CH0	b2 b1 b0 0 0 0: Do not set.	R/W
b2	CHC2		0 0 0. CH0 0 0 1: CH1 0 1 0: CH2 0 1 1: CH3 1 0 0: CH4	0 0 1: CH0 to CH1 0 1 0: CH0 to CH2 0 1 1: CH0 to CH3 1 0 0: CH0 to CH4	R/W
b3	_	Reserved bits	Set to 0.	I	R/W
b4	_				R/W
b5	_	Nothing is assigned	ed. If necessary, set to 0. When reac	d, the content is 0.	_
b6	UPDOWN	Scan ascending/	0: Ascending order		R/W
		descending select bit	1: Descending order		
b7	SCUMD	Measurement mode select bit	0: Single mode 1: Scan mode		R/W

27.2.8 SCU Channel Control Counter (SCUCHC)

Address 02C7h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	_	_	SCUCHC2	SCUCHC1	SCUCHC0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0		Counter used for channel control.	R
b1	SCUCHC1	The values of bits CHC0 to CHC4 in the SCHCR register are transferred in Status 2.	R
b2	SCUCHC2		R
b3	_	Reserved bits	R
b4	_	If necessary, set to 0.	R
b5	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	T —
b6	_		
b7	_		

27.2.9 SCU Flag Register (SCUFR)

Address 02C8h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	SIF	_	_	_	MVF	EWMER	OVFER	DTSR
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	DTSR	Data transfer status flag	 [Conditions for setting to 0] When data transfer to RAM is completed. Write 1 to the SCUINIT bit in the SCUCR0 register. (1) [Condition for setting to 1] When data A is captured to the buffer. 	R
b1	OVFER	Overflow error flag	[Conditions for setting to 0] • Write 1 to the SCUINIT bit in the SCUCR0 register. (1) • Write 0 by a program. (1) [Condition for setting to 1] When the primary counter overflows.	R/W
b2	EWMER	Exit from wait mode error flag	 [Conditions for setting to 0] Write 1 to the SCUINIT bit in the SCUCR0 register. Write 0 by a program. (1) [Condition for setting to 1] When the MCU exits wait mode during the measurement of the touch sensor in wait mode. 	R/W
b3	MVF	SCU operation flag	Sensor control unit is stopped Sensor control unit is in operation	R
b4	_	Nothing is assigned. If necessary, set t	o 0. When read, the content is 0.	_
b5	_	1		
b6	_			
b7	SIF	SCU interrupt request flag	[Condition for setting to 0] Write 0 after read. (2) [Condition for setting to 1] When a measurement of the touch sensor is completed.	R/W

Notes:

- 1. When the SCSTRT bit in the SCUCR0 register is set to 0 (measurement stops), the DTSR bit is not set to 0.
- 2. The writing results are as follows:
 - This bit is set to 0 when the read result is 1 and 0 is written to the same bit.
 - This bit remains unchanged even if the read result is 0 and 0 is written to the same bit. (This bit remains 1 even if it is set to 1 from 0 after reading, and writing 0.)
 - This bit remains unchanged if 1 is written to it.

EWMER Bit (Exit from Wait Mode Error Flag)

This error flag indicates when the MCU exits wait mode during the measurement of the touch sensor in wait mode.

27.2.10 SCU Status Counter (SCUSTC)

Address 02C9h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	SSQ4	SSQ3	SSQ2	SSQ1	SSQ0
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Function	R/W
b0	SSQ0	Status counter for the sensor control unit.	R/W
b1	SSQ1	The value changes to 00000b in the following cases:	R/W
b2	SSQ2	When an interrupt request is acknowledged after a measurement of the touch sensor	R/W
b3	SSQ3	finishes.	R/W
b4	SSQ4	Write 1 to the SCUINIT bit in the SCUCR0 register.	R/W
		When the SCSTRT bit in the SCUCR0 register is set to 0 (measurement stops), the value remains unchanged (the value does not change to 00000b).	
b5	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	_
b6	_		
b7	_		

27.2.11 SCU Secondary Counter Set Register (SCSCSR)

Address 02CAh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	SCSCS4	SCSCS3	SCSCS2	SCSCS1	SCSCS0
After Reset	0	0	0	0	0	1	1	1

Bit	Symbol	Function	R/W
b0	SCSCS0	Register for storing the setting value of the secondary counter.	R/W
b1	SCSCS1		R/W
b2	SCSCS2		R/W
b3	SCSCS3		R/W
b4	SCSCS4		R/W
b5	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	_
b6	_		
b7	_		

27.2.12 SCU Secondary Counter (SCUSCC)

Address 02CBh

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	_	_	_	SCUSCC4	SCUSCC3	SCUSCC2	SCUSCC1	SCUSCC0
After Reset	0	0	0	0	0	1	1	1

Bit	Symbol	Function	R/W
b0		5-bit increment counter.	R
b1	SCUSCC1	The value of the SCSCSR register is transferred in Status 3.	R
b2	SCUSCC2		R
b3	SCUSCC3		R
b4	SCUSCC4		R
b5	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	_
b6	_		
b7	_		

27.2.13 SCU Destination Address Register (SCUDAR)

Address 02CFh to 02CEh b5 b3 Bit b7 b6 b4 b2 b1 b0 Symbol SCUDAR7 SCUDAR3 SCUDAR6 | SCUDAR5 | SCUDAR4 SCUDAR2 SCUDAR1 SCUDAR0 After Reset 0 0 0 0 0 0 0 0 Bit b15 b14 b13 b12 b11 b10 b9 b8 SCUDAR13 SCUDAR12 SCUDAR11 SCUDAR10 SCUDAR9 SCUDAR8 Symbol After Reset 0 0 0

Bit	Symbol	Function	R/W
b0	SCUDAR0	Set the start address of the transfer destination.	R/W
b1	SCUDAR1		R/W
b2	SCUDAR2		R/W
b3	SCUDAR3		R/W
b4	SCUDAR4		R/W
b5	SCUDAR5		R/W
b6	SCUDAR6		R/W
b7	SCUDAR7		R/W
b8	SCUDAR8		R/W
b9	SCUDAR9		R/W
b10	SCUDAR10		R/W
b11	SCUDAR11		R/W
b12	SCUDAR12		R/W
b13	SCUDAR13		R/W
b14	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	—
b15	_		_

27.2.14 SCU Data Buffer Register (SCUDBR)

Address 02D1h to 02D0h b5 b3 b0 Bit b7 b6 b4 b2 b1 Symbol SCUDBR7 SCUDBR3 SCUDBR1 SCUDBR6 | SCUDBR5 | SCUDBR4 SCUDBR2 SCUDBR0 After Reset 0 0 0 0 0 0 0 0 Bit b15 b14 b13 b12 b11 b10 b9 b8 SCUDBR8 Symbol After Reset 0 0 0 0 0 0 0

Bit	Symbol	Function	R/W
	•		
b0	SCUDBR0	Buffer register for storing data 1.	R
b1	SCUDBR1	After data 1 is fixed, the value of the primary counter is stored.	R
b2	SCUDBR2		R
b3	SCUDBR3		R
b4	SCUDBR4		R
b5	SCUDBR5		R
b6	SCUDBR6		R
b7	SCUDBR7		R
b8	SCUDBR8		R
b9	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	_
b10	_		
b11	_		
b12	_		
b13	_		
b14	_		
b15	_		

27.2.15 SCU Primary Counter (SCUPRC)

Address 02D3h to 02D2h Bit b7 b6 b5 b4 b3 b2 b1 b0 Symbol SCUPRC7 SCUPRC6 SCUPRC5 SCUPRC4 SCUPRC3 SCUPRC2 SCUPRC1 SCUPRC0 After Reset 0 0 0 0 0 0 0 0 Bit b15 b14 b13 b12 b11 b10 b9 b8 Symbol SCUPRC8 After Reset 0 0 0 0 0 0

Bit	Symbol	Function	R/W
b0	SCUPRC0	9-bit counter.	R
b1	SCUPRC1	The upper limit is 1FFh.	R
b2	SCUPRC2	If the counter overflows, the OVFER bit in the SCUFR register is set to 1, and the status	R
b3	SCUPRC3	proceeds to No.21.	R
b4	SCUPRC4		R
b5	SCUPRC5		R
b6	SCUPRC6		R
b7	SCUPRC7		R
b8	SCUPRC8		R
b9	_	Nothing is assigned. If necessary, set to 0. When read, the content is 0.	_
b10	_		
b11	_		
b12	_		
b13	_		
b14	_		
b15	_		

27.2.16 Touch Sensor Input Enable Register 0 (TSIER0)

Address 02DCh Bit b7 b6 b5 b4 b3 b2 b1 b0 CH04E CH03E CH02E CH01E CH00E Symbol After Reset 0 0 0 0 0 0 0 0

Bit	Symbol	Bit Name	Function	R/W
b0	CH00E	CH0 enable bit	0: Disabled (used as an I/O port)	R/W
b1	CH01E	CH1 enable bit	1: Enabled (used as a touch sensor pin)	R/W
b2	CH02E	CH2 enable bit		R/W
b3	CH03E	CH3 enable bit		R/W
b4	CH04E	CH4 enable bit		R/W
b5	_	Reserved bits	Set to 0.	R/W
b6	_]		R/W
b7	_]		R/W

The TSIER0 register is enabled when the SCUE bit in the SCUCR0 register is set to 1 (operation enabled). In scan mode, for the CH range set by the CHCi bit (i = 0 to 2) in the SCHCR register, even when a corresponding enable bit is disabled, the bit is measured and its data is stored. However, the data is invalid.

27.3 Functional Description

27.3.1 Common Items for Multiple Modes

27.3.1.1 Status Counter

The status counter operation is divided into the measurement STEP1 and STEP2. When "L" at CHxA is detected in measurement STEP1, the counter proceeds to the measurement STEP2. There are variable periods to improve the accuracy of measurement. The status counter operates for measurement of each channel while repeating Status 0 to 23.

Table 27.10 lists the Status.



27. Sensor Control Unit R8C/3NT Group

Table 27.10 Status

i	Status Counter					Pin State			2	Re-	
	SSQ4	SSQ3		SSQ1	SSQ0	Status		peat	Operation		
	0	0	0	0	0	0	Hi-Z	Hi-Z	Hi-Z	•	Stopped, initial setting
·	0	0	0	0	1	1	Hi-Z	Hi-Z	Hi-Z		Transfer of setting values
	0	0	0	1	0	2	"H"	Hi-Z	Hi-Z		Variable period 1 (1 to 128 cycles) selected by bits TCS10 to TCS16, charging period
·	0	0	0	1	1	3	Hi-Z	Hi-Z	Hi-Z		Initialization
A	0	0	1	0	0	4	Hi-Z	Hi-Z	"L"	•	Variable period 2 (1 to 16 cycles) selected by bits TCS20 toTCS23 Can be skipped by the TCS2C bit
	0	0	1	0	1	5	Hi-Z	"L"	"L"		Variable period 3 (1 to 4 cycles) selected by bits TCS30 and TCS31
	0	0	1	1	0	6	Hi-Z	Hi-Z	Hi-Z		Variable period 4 (1 to 8 cycles) selected by bits TCS40 to TCS42 CHxB-CHxC short can be turned ON by the BCSHORT bit
Measurement	0	0	1	1	1	7	Hi-Z	Hi-Z	Hi-Z		Dummy cycle
STEP 1	0	1	0	0	0	8	Hi-Z	Hi-Z	Hi-Z		Variable period 5 (1 to 16 cycles) selected by bits TCS50 to TCS53 Can be skipped by the TCS5C bit
	0	1	0	0	1	9	Hi-Z	Hi-Z	Hi-Z		Main measurement period
,	0	1	0	1	0	10	Hi-Z	Hi-Z	Hi-Z		Judging period for Main measurement
	0	1	0	1	1	11	Hi-Z	Hi-Z	Hi-Z		Variable period 6 (1 to16 cycles) selected by bits TCS60 to TCS63 CHxB-CHxC short can be turned OFF by the BCSHORT bit
· · ·	0	1	1	0	0	12	Hi-Z	Hi-Z	Hi-Z		Dummy cycle
	0	1	1	0	1	13	Hi-Z	Hi-Z	"L"	•	Variable period 2 (1 to 16 cycles) selected by bits TCS20 to TCS23 Can be skipped by the TCS2C bit
	0	1	1	1	0	14	Hi-Z	"L"	"L"		Variable period 3 (1 to 4 cycles) selected by bits TCS30 and TCS31
	0	1	1	1	1	15	Hi-Z	Hi-Z	Hi-Z		Variable period 4 (1 to 8 cycles) selected by bits TCS40 to TCS42 CHxB-CHxC short can be turned ON by the BCSHORT bit
	1	0	0	0	0	16	Hi-Z	Hi-Z	Hi-Z		Dummy cycle
Measurement STEP 2	1	0	0	0	1	17	Hi-Z	Hi-Z	Hi-Z		Variable period 5 (1 to 16 cycles) selected by bits TCS50 to TCS53 Can be skipped by the TCS5C bit
	1	0	0	1	0	18	Hi-Z	Hi-Z	Hi-Z		Main measurement period
	1	0	0	1	1	19	Hi-Z	Hi-Z	Hi-Z		Judging period for Main measurement
	1	0	1	0	0	20	Hi-Z	Hi-Z	Hi-Z		Judging of the secondary counter value (n = 0?) Variable period 6 (1 to16 cycles) selected by bits TCS60 to TCS63 CHxB-CHxC short can be turned OFF by the BCSHORT bit
	1	0	1	0	1	21	Hi-Z	Hi-Z	Hi-Z		DTC activation request or SDMA transfer request
	1	0	1	1	0	22	Hi-Z	Hi-Z	Hi-Z		
	1	0	1	1	1	23	Hi-Z	Hi-Z	Hi-Z		Branch to check whether all the channels selected by bits CHC0 to CHC2 are measured
	1	1	0	0	0	24	Hi-Z	Hi-Z	Hi-Z		Wait until data transfer to RAM is completed
	1	1	0	0	1	25	Hi-Z	Hi-Z	Hi-Z		Sensor control unit interrupt generated
BCSHODT: Bit i	0	0	0	0	0	0	Hi-Z	Hi-Z	Hi-Z		End

BCSHORT: Bit in SCUCR0 register
TCS10 to TCS16, TCS2C: Bits in SCTCR0 register
TCS20 to TCS23, TCS30, TCS31: Bits in SCTCR1 register
TCS40 to TCS42, TCS5C, TCS50 to TCS53: Bits in SCTCR2 register
TCS60 to TCS63: Bits in SCTCR3 register
CHC0 to CHC2: Bits in SCHCR register

27.3.1.2 Adjustment of Status Periods

The timing of status periods can be adjusted as shown in Figure 27.3.




Figure 27.3 Adjustment of Status Periods

27.3.1.3 Counter Operation

The primary counter is a 16-bit up counter and the secondary counter is a 5-bit up/down counter.

The primary counter starts decrementing from the count value of "H" measured on each channel, and the secondary counter starts decrementing from the value set by bits SCSCS0 to SCSCS4 in the SCSCSR register each time "L" is detected.

Measurement data is comprised of the primary counter value when "L" is detected for the first time and when the secondary counter value reaches 0. This secondary counter operates in measurement STEP2, and increments the value when "L" is detected and decrements the value when "H" is detected. However, the increment operation causes no count exceeding the value set by bits SCSCS0 to SCSCS4.

Table 27.11 lists the Image of Counter Operation and Measurement Data.

27.3.1.4 Measurement Data

Table 27.11 lists the Image of Counter Operation and Measurement Data.

The primary counter values when "L" is detected for the first time and when the secondary counter value reaches 0 are stored at given RAM addresses. When one round of measurement is completed, the measurement data is transferred as 4-byte data combined with data 1 and data 2.

When the CPU operates, data is transferred using the DTC. In wait mode, data is transferred using the SDMA integrated in the sensor control unit. The destination RAM addresses are stored in the DTDARj (j = 0 to 23) register and the SCUDAR register. For details of the DTC settings, refer to **15. DTC**.

Judging Value Primary Counter Value Secondary Counter Value Н 96 97 7 Н 98 7 Н Measurement 7 Н 99 STEP 1 Н 100 7 100 7 L -Data 1 100 L 6 Н 101 7 Н 102 7 Н 103 7 Н 104 7 7 Н 105 Н 106 7 107 Н 7 Measurement 107 L 6 STEP 2 L 107 5 L 107 4 3 107 L 107 L 2 L 107 1 Н 108 2 108 L 1 L 108 0 Data 2

Table 27.11 Image of Counter Operation and Measurement Data

27.3.1.5 Measurement Channels

For CHxA, CHxB, and CHxC, and target channels from CH0 to CH4, set the corresponding direction bits in the PD0 register to 0 (input mode). However, note that the content of the corresponding port bit in the P0 register is undefined.

Touches are detected at the CHxA (P0_2) pin. Set the threshold value for touch detection using bits VLT00 and VLT01 in the VLT0 register. For details of the I/O port settings, refer to **7. I/O Ports**.

27.3.1.6 Touch Detection Start Conditions

• Software Trigger

When bits SCCAP1 to SCCAP0 in the SCUMR register are set to 00b, a software trigger is selected. Detection starts when the SCSTRT bit in the SCUCR0 register is set to 1 (measurement starts).

• Trigger from Timer RC

When bits SCCAP1 to SCCAP0 in the SCUMR register are set to 10b, a measurement start trigger from timer RC is selected.

To use the measurement start trigger from timer RC, make the following settings:

- Set bits SCCAP1 to SCCAP0 in the SCUMR register to 10b (measurement start trigger from timer RC).
- Use timer RC in the output compare function (timer mode, PWM mode, or PWM2 mode).
- Set the ADTRGjE bit (j = A, B, C, or D) in the TRCADCR register to 1 (SCU trigger occurs at compare match between TRC and TRCGRj register).
- Set the SCSTRT bit in the SCUCR0 register to 1 (measurement starts).

After making the above settings, touch detection starts when the IMFj bit in the TRCSR register changes from 0 to 1.

For details of the timer RC output compare function (timer mode, PWM mode, or PWM2 mode), refer to 19. Timer RC, 19.5 Timer Mode (Output Compare Function), 19.6 PWM Mode, and 19.7 PWM2 Mode.

27.3.2 Specifications and Operation Example of Sensor Control Unit

Table 27.12 lists the Sensor Control Unit Specifications.

Table 27.12 Sensor Control Unit Specifications

Ite	em	Specification			
Operating clock (count	source)	f1, f2, or f4 (Set the operating clock for the sensor control unit to 4 MHz or 5 MHz.)			
Pins	Touch detection	5 channels (CH0 to CH4)			
System pins		3 channels (CHxA, CHxB, and CHxC)			
Operating modes Single mode Scan mode		Touches are detected on a channel. • Set the SCUMD bit in the SCHCR register to 0. • Select any channel by bits CHC0 to CHC2 in the SCHCR register. • Set any channel to be measured to 1 (enabled) by the corresponding enable bit in the TSIER0 register.			
		Touches are detected on any multiple channels. Ascending or descending can be selected as a channel scan order. • Set the SCUMD bit in the SCHCR register to 1. • Select 0 (ascending order) or 1 (descending order) by the UPDOWN bit in the SCHCR register. • Determine the maximum number of channels arbitrarily selected bits CHC0 to CHC2 in the SCHCR register. • Set any channels to be measured to 1 (enabled) by the corresponding enable bit in the TSIER0 register.			
Number of detections		One time			
Detection threshold value	ue	Touches are detected at the CHxA (P0_2) pin. • Set the detection threshold value using bits VLT00 and VLT01 in the VLT0 register.			
Detection data transfer method	During CPU operation	Transfer via the DTC Refer to 15. DTC for the settings.			
	In wait mode	Transfer via the SDMA in the sensor control unit			
Address to store detection data		RAM area • Set the start address in the SCUDAR register. • Set the same start address in the DTDARj (j = 0 to 23) register of the DTC.			
Detection start condition	ns	Software trigger Measurement start trigger from timer RC			
Detection stop condition	ns	 When an interrupt request is generated after touch detection and data transfer are completed. Set the SCSTRT bit in the SCUCR0 register to 0 by a program. (If detection is stopped by a program, the value of each counter is retained and not changed to the value after reset.) 			

27.3.2.1 Operation Example

A detection operation example of the sensor control unit is shown in Figure 27.4. Detecting "L" at CHxA for the first time leads to transition from the measurement STEP1 to STEP2. The secondary counter operates after the transition to the measurement STEP2.




Figure 27.4 Detection Operation Example of Sensor Control Unit

27.4 Principle of Measurement Operation

Figure 27.5 shows the Measurement Circuit Section. The measurement operation principle of the sensor touch control unit is explained below.

As shown in Figure 27.5, the operation is described with resistors and capacitors inserted.




Figure 27.5 Measurement Circuit Section

The capacitance of the touch electrode is measured by measuring the voltage at CHxA while gradually discharging the electric charge stored in Cc. Measurement can be executed with the following steps:

- (1) Charge Cc by connecting the CHxC pin to the voltage supply (VCC).
- (2) After charging CC fully, discharge Cc by connecting pins CHxA and CHxB to the ground level (VSS).
- (3) After discharging Cc for a short period of time, keep pins CHxA and CHxB at high-impedance (Hi-Z), and measure the voltage at the CHxA pin. At this point, as shown in Figure 27.5, when the voltage measured at the CHxA pin is Va, and the voltage measured at the CHxC pin is Vc, Va at the time of voltage measurement is expressed by the following formula (A).

The Time-dependent Variation of Va and Vc is shown in Figure 27.6.

$$Va = \frac{Cr}{Cr + Cx} \ Vc \dots \text{ formula (A)}$$

- (4) Repeat steps (2) and (3).
- (5) Set an input level for the CHxA pin using the VLT0 register (input threshold value control register 0). Count the number of discharges before Va falls below the input threshold value. Continue counting until the secondary counter reaches 0.
- (6) The count value is comprised of the primary counter value of data 1 and data 2.




Figure 27.6 Time-dependent Variation of Va and Vc

As the finger comes closer to the touch electrode, a change of $\triangle Cx$ is generated and Va is expressed by the following formula (B).

$$Va = \frac{Cr}{Cr + Cx + \sqrt{Cx}} Vc \dots formula (B)$$

As a result, as shown in Figure 27.7, the voltage level at the CHxA pin changes and the count value gets smaller. The sensor control unit detects this difference to implement touch detection.




Figure 27.7 Variation of Measured Value with and without Finger Touch

27.5 Notes on Sensor Control Unit

27.5.1 A/D Converter

Do not use the A/D converter (or do not set the ADST bit in the ADCON0 register to 1) while the sensor control unit is operating.

27.5.2 Address to Store Detection Data

Set the start address in the SCUDAR register. Also set the same start address in the DTDARj (j = 0 to 23) register of the DTC. For the DTC settings, refer to **15. DTC**.

27.5.3 Wait Mode

- When the sensor control unit is used in wait mode, set wait mode immediately after setting the SCSTRT bit in the SCUCR0 register to 1 (measurement starts).
 - If the MCU exits wait mode during touch detection, the EWMER bit in the SCUFR register is set to 1. The detection data at that time is undefined.
- To enter wait mode while the sensor control unit is operating (the SCUE bit in the SCUCR0 register is set to 1), do not use the CM30 bit (wait control bit) in the CM3 register. Use the WAIT instruction.
- When the sensor control unit is used in wait mode, set the WTFMACT bit in the FMR1 register to 1 (flash memory operates in wait mode).

27.5.4 Measurement Trigger

If a measurement start trigger is generated during forced stop, all counter values change to 0.

27.5.5 Charging Time

To prevent measurement data from being overwritten to the next measurement data, the sensor control unit should be kept charged until DTC transfer or internal SDMA transfer is completed.



28. Flash Memory

The flash memory can perform in the following three rewrite modes: CPU rewrite mode, standard serial I/O mode, and parallel I/O mode.

28.1 Overview

Table 28.1 lists the Flash Memory Version Performance (refer to **Tables 1.1 and 1.2 R8C/3NT Group Specifications** for items not listed in Table 28.1).

Table 28.1 Flash Memory Version Performance

I	tem	Specification		
Flash memory operati	ng mode	3 modes (CPU rewrite, standard serial I/O, and parallel I/O)		
Division of erase block	ks	Refer to Figure 28.1.		
Programming method		Byte units		
Erasure method		Block erase		
Programming and era	sure control method (1)	Program and erase control by software commands		
Rewrite control method	Blocks 0 to 8 (Program ROM) (3)	Rewrite protect control in block units by the lock bit		
	Blocks A, B, C, and D (Data flash)	Individual rewrite protect control on blocks A, B, C, and D by bits FMR14, FMR15, FMR16, and FMR17 in the FMR1 register		
Number of commands	3	7 commands		
Programming and erasure endurance (2)	Blocks 0 to 8 (Program ROM) (3)	1,000 times		
Blocks A, B, C, and D (Data flash)		10,000 times		
ID code check function	n	Standard serial I/O mode supported		
ROM code protection		Parallel I/O mode supported		

Notes:

- 1. To perform programming and erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.
- 2. Definition of programming and erasure endurance
 The programming and erasure endurance is defined on a per-block basis. If the programming and erasure
 endurance is n (n = 1,000 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are
 performed to different addresses in block A, a 1-Kbyte block, and then the block is erased, the programming/
 erasure endurance still stands at one. When performing 100 or more rewrites, the actual erase count can be
 reduced by executing program operations in such a way that all blank areas are used before performing an
 erase operation. Avoid rewriting only particular blocks and try to average out the programming and erasure
 endurance of the blocks. It is also advisable to retain data on the erasure endurance of each block and limit the
 number of erase operations to a certain number.
- 3. The number of blocks and block division vary with the MCU. Refer to Figure 28.1 R8C/3NT Group Flash Memory Block Diagram for details.

Table 28.2 Flash Memory Rewrite Mode

Flash Memory Rewrite Mode	CPU Rewrite Mode	Standard Serial I/O Mode	Parallel I/O Mode
Function	User ROM area is rewritten by executing software commands from the CPU.	User ROM area is rewritten using a dedicated serial programmer.	User ROM area is rewritten using a dedicated parallel programmer.
Rewritable area	User ROM	User ROM	User ROM
Rewrite programs	User program	Standard boot program	—

28.2 Memory Map

The flash memory contains a user ROM area and a boot ROM area (reserved area).

Figure 28.1 shows the R8C/3NT Group Flash Memory Block Diagrams.

The user ROM area contains program ROM and data flash.

Program ROM: Flash memory mainly used for storing programs

Data flash: Flash memory mainly used for storing data to be rewritten

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite mode, standard serial I/O mode, or parallel I/O mode.

The rewrite control program (standard boot program) for standard serial I/O mode is stored in the boot ROM area before shipment. The boot ROM area is allocated separately from the user ROM area.




Figure 28.1 R8C/3NT Group Flash Memory Block Diagram

28.3 Functions to Prevent Flash Memory from being Rewritten

Standard serial I/O mode has an ID code check function, and parallel I/O mode has a ROM code protect function to prevent the flash memory from being read or rewritten easily.

28.3.1 ID Code Check Function

The ID code check function is used in standard serial I/O mode. Unless 3 bytes (addresses 0FFFCh to 0FFFEh) of the reset vector are set to FFFFFh, the ID codes sent from the serial programmer or the on-chip debugging emulator and the 7-byte ID codes written in the flash memory are checked to see if they match. If the ID codes do not match, the commands sent from the serial programmer or the on-chip debugging emulator are not accepted. For details of the ID code check function, refer to 12. ID Code Areas.



28.3.2 ROM Code Protect Function

The ROM protect function prevents the contents of the flash memory from being read, rewritten, or erased using the OFS register in parallel I/O mode.

Refer to 13. Option Function Select Area for details of the option function select area.

The ROM code protect function is enabled by writing 1 to the ROMCR bit and writing 0 to the ROMCP1 bit. This prevents the contents of the on-chip flash memory from being read or rewritten.

Once ROM code protection is enabled, the content of the internal flash memory cannot be rewritten in parallel I/O mode. To disable ROM code protection, erase the block including the OFS register using CPU rewrite mode or standard serial I/O mode.

28.3.3 Option Function Select Register (OFS)

Address 0FFFFh Rit b7 b6 b5 b4 b3 b2 b1 b0 Symbol CSPROINI LVDAS VDSEL1 VDSEL0 ROMCP1 ROMCR WDTON After Reset User Setting Value (1)

Bit	Symbol	Bit Name	Function	R/W
b0	WDTON	Watchdog timer start select bit	Watchdog timer automatically starts after reset Watchdog timer is stopped after reset	R/W
b1	_	Reserved bit	Set to 1.	R/W
b2	ROMCR	ROM code protect disable bit	ROM code protect disabled ROMCP1 bit enabled	R/W
b3		ROM code protect bit	ROM code protect enabled ROM code protect disabled	R/W
b4 b5	VDSEL0 VDSEL1	Voltage detection 0 level select bit (2)	0 0: 3.80 V selected (Vdet0_3) 0 1: 2.85 V selected (Vdet0_2)	R/W R/W
			1 0: 2.35 V selected (Vdet0_1) 1 1: 1.90 V selected (Vdet0_0)	
b6	LVDAS	Voltage detection 0 circuit start bit (3)	Voltage monitor 0 reset enabled after reset Voltage monitor 0 reset disabled after reset	R/W
b7	CSPROINI	Count source protection mode after reset select bit	Count source protect mode enabled after reset Count source protect mode disabled after reset	R/W

Notes:

1. The OFS register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not write additions to the OFS register. If the block including the OFS register is erased, the OFS register is set to FFh.

When blank products are shipped, the OFS register is set to FFh. It is set to the written value after written by the

When factory-programming products are shipped, the value of the OFS register is the value programmed by the user.

- 2. The same level of the voltage detection 0 level selected by bits VDSEL0 and VDESL1 is set in both functions of voltage monitor 0 reset and power-on reset.
- 3. To use power-on reset and voltage monitor 0 reset, set the LVDAS bit to 0 (voltage monitor 0 reset enabled after reset).

For a setting example of the OFS register, refer to 13.3.1 Setting Example of Option Function Select Area.

LVDAS Bit (Voltage Detection 0 Circuit Start Bit)

The Vdet0 voltage to be monitored by the voltage detection 0 circuit is selected by bits VDSEL0 and VDSEL1.

28.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the MCU is mounted on a board without using a ROM programmer. Execute the software command only to blocks in the user ROM area.

The flash module has an erase-suspend function which halts the erase operation temporarily during an erase operation in CPU rewrite mode. During erase-suspend, the flash memory can be read or programmed.

Erase-write 0 mode (EW0 mode) and erase-write 1 mode (EW1 mode) are available in CPU rewrite mode.

Table 28.3 lists the Differences between EW0 Mode and EW1 Mode.

Table 28.3 Differences between EW0 Mode and EW1 Mode

Item	EW0 Mode	EW1 Mode
Operating mode	Single-chip mode	Single-chip mode
Rewrite control program allocatable area	User ROM	User ROM
Rewrite control program executable areas	RAM (The rewrite control program must be transferred before being executed.) However, the program can be executed in the program ROM area when rewriting the data flash area.	User ROM or RAM
Rewritable area	User ROM	User ROM However, blocks which contain the rewrite control program are excluded.
Software command restrictions	_	Program and block erase commands Cannot be executed to any block which contains the rewrite control program.
Mode after programming or block erasure or after entering erase-suspend	Read array mode	Read array mode
CPU and DTC state during programming and block erasure	The CPU operates.	 The CPU or DTC operates while the data flash area is being programmed or block erased. The CPU or DTC is put in a hold state while the program ROM area is being programmed or block erased (I/O ports retain the state before the command execution).
Flash memory status detection	Read bits FST7, FMT5, and FMT4 in the FST register by a program.	Read bits FST7, FMT5, and FMT4 in the FST register by a program.
Conditions for entering erase-suspend	Set bits FMR20 and FMR21 in the FMR2 register to 1 by a program. Set bits FMR20 and FMR22 in the FMR2 register to 1 and the enabled maskable interrupt is generated.	 Set bits FMR20 and FMR21 in the FMR2 register to 1 by a program (while rewriting the data flash area). Set bits FMR20 and FMR22 in the FMR2 register to 1 and the enabled maskable interrupt is generated.
CPU clock	Max. 20 MHz	Max. 20 MHz

28.4.1 Flash Memory Status Register (FST)

Address 01B2h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	FST7	FST6	FST5	FST4	_	LBDATA	BSYAEI	RDYSTI
After Reset	1	0	0	0	0	Χ	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	RDYSTI	Flash ready status interrupt request	0: No flash ready status interrupt request	R/W
		flag ^(1, 4)	1: Flash ready status interrupt request	
b1	BSYAEI	Flash access error interrupt request	0: No flash access error interrupt request	R/W
		flag ^(2, 4)	1: Flash access error interrupt request	
b2	LBDATA	LBDATA monitor flag	0: Locked	R
			1: Not locked	
b3	_	Nothing is assigned. If necessary, set	to 0. When read, the content is 0.	_
b4	FST4	Program error flag (3)	0: No program error	R
			1: Program error	
b5	FST5	Erase error/blank check error flag (3)	0: No erase error/blank check error	R
			1: Erase error/blank check error	
b6	FST6	Erase-suspend status flag	0: Other than erase-suspend	R
			1: During erase-suspend	
b7	FST7	Ready/busy status flag	0: Busy	R
			1: Ready	

Notes:

1. The RDYSTI bit cannot be set to 1 (flash ready status interrupt request) by a program.

When writing 0 (no flash ready status interrupt request) to the RDYSTI bit, read this bit (dummy read) before writing to it.

Make sure the DTC is not activated by the flash ready status source between reading and writing.

To confirm this bit, set the RDYSTIE bit in the FMR0 register to 1 (flash ready status interrupt enabled).

2. The BSYAEI bit cannot be set to 1 (flash access error interrupt request) by a program.

When writing 0 (no flash access error interrupt request) to the BSYAEI bit, read this bit (dummy read) before writing to it.

To confirm this bit, set the BSYAEIE bit in the FMR0 register to 1 (flash access error interrupt enabled) or set the CMDERIE bit in the FMR0 register to 1 (erase/write error interrupt enabled).

- 3. This bit is also set to 1 (error) when a command error occurs.
- 4. When this bit is set to 1, do not set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled).

RDYSTI Bit (Flash Ready Status Flag Interrupt Request Flag)

When the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled) and auto-programming or auto-erasure completes, or erase-suspend mode is entered, the RDYSTI bit is set to 1 (flash ready status interrupt request).

During interrupt handling, set the RDYSTI bit to 0 (no flash ready status interrupt request).

[Condition for setting to 0]

Set to 0 by an interrupt handling program.

[Condition for setting to 1]

When the flash memory status changes from busy to ready while the RDYSTIE bit in the FRMR0 register is set to 1, the RDYSTI bit is set to 1.

The status is changed from busy to ready in the following states:

- Completion of erasing/programming the flash memory
- Suspend acknowledgement
- Completion of forcible termination
- Completion of the lock bit program
- Completion of the read lock bit status
- Completion of the block blank check
- When the flash memory can be read after it has been stopped.



BSYAEI Bit (Flash Access Error Interrupt Request Flag)

The BSYAEI bit is set to 1 (flash access error interrupt request) when the BSYAEIE bit in the FMR0 register is set to 1 (flash access error interrupt enabled) and the block during auto-programming/auto-erasure is accessed. This bit is also set to 1 if an erase or program error occurs when the CMDERIE bit in the FMR0 register is set to 1 (erase/write error interrupt enabled).

During interrupt handling, set the BSYAEI bit to 0 (no flash access error interrupt request).

[Conditions for setting to 0]

- (1) Set to 0 by an interrupt handling program.
- (2) Execute the clear status register command.

[Conditions for setting to 1]

- (1) Read or write the area that is being erased/written when the BSYAEIE bit in the FRMR0 register is set to 1 and while the flash memory is busy.
 - Or, read the data flash area while erasing/writing to the program ROM area. (Note that the read value is undefined in both cases. Writing has no effect.)
- (2) If a command sequence error, erase error, blank check error, or program error occurs when the CMDERIE bit in the FMR0 register is set to 1 (erase/write error interrupt enabled).

LBDATA Bit (LBDATA Monitor Flag)

This is a read-only bit indicating the lock bit status. To confirm the lock bit status, execute the read lock bit status command and read the LBDATA bit after the FST7 bit is set to 1 (ready).

The condition for updating this bit is when the program, erase, read lock bit status commands are generated. When the read lock bit status command is input, the FST7 bit is set to 0 (busy). At the time when the FST7 bit is set to 1 (ready), the lock bit status is stored in the LBDATA bit. The data in the LBDATA bit is retained until the next command is input.

FST4 Bit (Program Error Flag)

This is a read-only bit indicating the auto-programming status. The bit is set to 1 if a program error occurs; otherwise, it is set to 0. For details, refer to the description in **28.4.12 Full Status Check**.

FST5 Bit (Erase Error/Blank Check Error Flag)

This is a read-only bit indicating the status of auto-programming or the block blank check command. The bit is set to 1 if an erase error or blank check error occurs; otherwise, it is set to 0. Refer to **28.4.12 Full Status Check** for details.

FST6 Bit (Erase Suspend Status Flag)

This is a read-only bit indicating the suspend status. The bit is set to 1 when an erase-suspend request is acknowledged and a suspend status is entered; otherwise, it is set to 0.

FST7 Bit (Ready/Busy Status Flag)

When the FST7 bit is set to 0 (busy), the flash memory is in one of the following states:

- During programming
- During erasure
- During the lock bit program
- During the read lock bit status
- During the block blank check
- During forced stop operation
- The flash memory is being stopped
- The flash memory is being activated

Otherwise, the FST7 bit is set to 1 (ready).



28.4.2 Flash Memory Control Register 0 (FMR0)

Address 01B4h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	RDYSTIE	BSYAEIE	CMDERIE	CMDRST	FMSTP	FMR02	FMR01	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Reserved bit	Set to 0.	R/W
b1	FMR01	CPU rewrite mode select bit (1, 4)	O: CPU rewrite mode disabled CPU rewrite mode enabled	R/W
b2	FMR02	EW1 mode select bit (1)	0: EW0 mode 1: EW1 mode	R/W
b3	FMSTP	Flash memory stop bit (2)	Flash memory operates Flash memory stops (Low-power consumption state, flash memory initialization)	R/W
b4	CMDRST	Erase/write sequence reset bit (3)	When the CMDRST bit is set to 1, the erase/write sequence is reset and erasure/writing can be forcibly stopped. When read, the content is 0.	R/W
b5	CMDERIE	Erase/write error interrupt enable bit	Erase/write error interrupt disabled Erase/write error interrupt enabled	R/W
b6	BSYAEIE	Flash access error interrupt enable bit	Flash access error interrupt disabled Flash access error interrupt enabled	R/W
b7	RDYSTIE	Flash ready status interrupt enable bit	Flash ready status interrupt disabled Flash ready status interrupt enabled	R/W

Notes:

- 1. To set this bit to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.
- 2. Write to the FMSTP bit by a program transferred to the RAM. The FMSTP bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled). To set the FMSTP bit to 1 (flash memory stops), set it when the FST7 bit in the FST register is set to 1 (ready).
- 3. The CMDRST bit is enabled when the FMR01 bit is set to 1 (CPU rewrite mode enabled) and the FST7 bit in the FST register is set to 0 (busy).
- 4. To set the FMR01 bit to 0 (CPU rewrite mode disabled), set it when the RDYSTI bit in the FST register is set to 0 (no flash ready status interrupt request) and the BSYAEI bit is set to 0 (no flash access error interrupt request).

FMR01 Bit (CPU Rewrite Mode Select Bit)

When the FMR01 bit is set to 1 (CPU rewrite mode enabled), the MCU is made ready to accept software commands.

FMR02 Bit (EW1 Mode Select Bit)

When the FMR02 bit is set to 1 (EW1 mode), EW1 mode is selected.

FMSTP Bit (Flash Memory Stop Bit)

This bit is used to initialize the flash memory control circuits, and also to reduce the amount of current consumed by the flash memory. Access to the flash memory is disabled by setting the FMSTP bit to 1.

Write to the FMSTP bit by a program transferred to the RAM.

To reduce the power consumption further in high-speed on-chip oscillator mode, low-speed on-chip oscillator mode (XIN clock stopped), and low-speed clock mode (XIN clock stopped), set the FMSTP bit to 1. Refer to **29.2.11 Stopping Flash Memory** for details.

When entering stop mode or wait mode while CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on when exiting stop or wait mode.

When the FMSTP bit is set to 1 (including during the busy status (the period while the FST7 bit is 0) immediately after the FMSTP bit is changed from 1 to 0), do not set to low-current-consumption read mode at the same time.




Figure 28.2 Transition to Low-Current-Consumption Read Mode

CMDRST Bit (Erase/Write Sequence Reset Bit)

This bit is used to initialize the flash memory sequence and forcibly stop a program or erase command. The program ROM area can be read when resetting the sequence of programming/erasing the data flash area.

If the program or erase command is forcibly stopped using the CMDRST bit in the FMR0 register, execute the clear status register command after the FST7 bit in the FST register is changed to 1 (ready). To program to the same address again, execute the block erase command again and ensure it has been completed normally before programming. If the addresses and blocks which the program or block erase command is forcibly stopped are allocated in the program area, set the FMR13 bit in the FMR1 register to 1 (lock bit disabled) before executing the block erasure command again.

When the CMDRST bit is set to 1 (erasure/writing stopped) during erase-suspend, the suspend status is also initialized. Thus execute block erasure again to the block which the block erasure is being suspended.

When td(CMDRST-READY) has elapsed after the CMDRST bit is set to 1 (erasure/writing stopped), the executing command is forcibly stopped and reading from the flash memory is enabled.

CMDERIE Bit (Erase/Write Error Interrupt Enable Bit)

This bit enables a flash command error interrupt to be generated if the following errors occur:

- Program error
- · Block erase error
- Command sequence error
- Block blank check error

If the CMDERIE bit is set to 1 (erase/write error interrupt enabled), an interrupt is generated if the above errors occur.

If a flash command error interrupt is generated, execute the clear status register command during interrupt handling.

To change the CMDERIE bit from 0 (erase/write error interrupt disabled) to 1 (erase/write error interrupt enabled), make the setting as follows:

- (1) Execute the clear status register command.
- (2) Set the CMDERIE bit to 1.

BSYAEIE Bit (Flash Access Error Interrupt Enable Bit)

This bit enables a flash access error interrupt to be generated if the flash memory during rewriting is accessed.

To change the BSYAEIE bit from 0 (flash access error interrupt disabled) to 1 (flash access error interrupt enabled), make the setting as follows:

- (1) Read the BSYAEI bit in the FST register (dummy read).
- (2) Write 0 (no flash access error interrupt) to the BSYAEI bit.
- (3) Set the BSYAEIE bit to 1 (flash access error interrupt enabled).

RDYSTIE Bit (Flash Ready Status Interrupt Enable Bit)

This bit enables a flash ready status error interrupt to be generated when the status of the flash memory sequence changes from the busy to ready status.

To change the RDYSTIE bit from 0 (flash ready status interrupt disabled) to 1 (flash ready status interrupt enabled), make the setting as follows:

- (1) Read the RDYSTI bit in the FST register (dummy read).
- (2) Write 0 (no flash ready status interrupt) to the RDYSTI bit.
- (3) Set the RDYSTIE bit to 1 (flash ready status interrupt enabled).



28.4.3 Flash Memory Control Register 1 (FMR1)

Address 01B5h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	FMR17	FMR16	FMR15	FMR14	FMR13	_	WTFMACT	_
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b1	WTFMACT	Flash memory stop bit in wait	0: Flash memory stops in wait mode	R/W
		mode	1: Flash memory operates in wait mode	
b2	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b3	FMR13	Lock bit disable select bit (1)	0: Lock bit enabled	R/W
			1: Lock bit disabled	
b4	FMR14	Data flash block A rewrite disable	0: Rewrite enabled (software command acceptable)	R/W
		bit ^(2, 3)	1: Rewrite disabled (software command not	
			acceptable, no error occurred)	
b5	FMR15	Data flash block B rewrite disable	0: Rewrite enabled (software command acceptable)	R/W
		bit ^(2, 3)	Rewrite disabled (software command not	
			acceptable, no error occurred)	
b6	FMR16	Data flash block C rewrite disable	0: Rewrite enabled (software command acceptable)	R/W
		bit ^(2, 3)	Rewrite disabled (software command not	
			acceptable, no error occurred)	
b7	FMR17	Data flash block D rewrite disable	0: Rewrite enabled (software command acceptable)	R/W
		bit ^(2, 3)	Rewrite disabled (software command not	
			acceptable, no error occurred)	

Notes:

- 1. To set the FMR13 bit to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.
- 2. To set this bit to 0, first write 1 and then 0 immediately. Disable interrupts and DTC activation between writing 1 and writing 0.
- 3. This bit is set to 0 when the FMR01 bit in the FMR0 register is set to 0 (CPU rewrite mode disabled).

FMR13 Bit (Lock Bit Disable Select Bit)

When the FMR13 bit is set to 1 (lock bit disabled), the lock bit is disabled. When the FMR13 bit is set to 0, the lock bit is enabled. Refer to **28.4.10 Data Protect Function** for the details of the lock bit.

The FMR13 bit enables the lock bit function only and the lock bit data does not change. However, when a block erase command is executed while the FMR13 bit is set to 1, the lock bit data set to 0 (locked) changes to 1 (not locked) after erasure completes.

[Conditions for setting to 0]

The FMR13 bit is set to 0 when one of the following conditions is met.

- Completion of the program command
- Completion of the erase command
- Generation of a command sequence error
- Transition to erase-suspend
- If the FMR01 bit in the FMR0 register is set to 0 (CPU rewrite mode disabled).
- If the FMSTP bit in the FMR0 register is set to 1 (flash memory stops).
- \bullet If the CMDRST bit in the FMR0 register is set to 1 (erasure/writing stopped).

[Condition for setting to 1]

Set to 1 by a program.

FMR14 Bit (Data Flash Block A Rewrite Disable Bit)

When the FMR 14 bit is set to 0, data flash block A accepts program and block erase commands.

FMR15 Bit (Data Flash Block B Rewrite Disable Bit)

When the FMR 15 bit is set to 0, data flash block B accepts program and block erase commands.

FMR16 Bit (Data Flash Block C Rewrite Disable Bit)

When the FMR 16 bit is set to 0, data flash block C accepts program and block erase commands.

FMR17 Bit (Data Flash Block D Rewrite Disable Bit)

When the FMR 17 bit is set to 0, data flash block D accepts program and block erase commands.



28.4.4 Flash Memory Control Register 2 (FMR2)

Address 01B6h

Bit	b7	b6	b5	b4	b3	b2	b1	b0
Symbol	FMR27	_	_	_	_	FMR22	FMR21	FMR20
After Reset	0	0	0	0	0	0	0	0

Bit	Symbol	Bit Name	Function	R/W
b0	FMR20	Erase-suspend enable bit (1)	0: Erase-suspend disabled	R/W
		·	1: Erase-suspend enabled	
b1	FMR21	Erase-suspend request bit (2)	0: Erase restart	R/W
			1: Erase-suspend request	
b2	FMR22	Interrupt request suspend	0: Erase-suspend request disabled by interrupt request	R/W
		request enable bit (1)	1: Erase-suspend request enabled by interrupt request	
b3	_	Nothing is assigned. If necessary,	set to 0. When read, the content is 0.	_
b4	_	Reserved bits	Set to 0.	R/W
b5	_			
b6	_			
b7	FMR27	Low-current-consumption read	0: Low-current-consumption read mode disabled	R/W
		mode enable bit (1, 3)	1: Low-current-consumption read mode enabled	

Notes:

- 1. To set this bit to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.
- 2. To set the FMR21 bit to 0 (erase restart), set it when the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled).
- 3. Set the FMR27 bit to 1 after setting either of the following:
 - Set the CPU clock to the low-speed on-chip oscillator clock divided by 4, 8, or 16.
 - Set the CPU clock to the XCIN clock divided by 1 (no division), 2, 4, or 8.

Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).

FMR20 Bit (Erase-Suspend Enable Bit)

When the FMR20 bit is set to 1 (enabled), the erase-suspend function is enabled.

FMR21 Bit (Erase-Suspend Request Bit)

When the FMR21 bit is set to 1, erase-suspend mode is entered. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request) when an interrupt request for the enabled interrupt is generated, and erase-suspend mode is entered. To restart autoerasure, set the FMR21 bit to 0 (erase restart).

[Condition for setting to 0]

Set to 0 by a program.

[Conditions for setting to 1]

- When the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request) at the time an interrupt is generated.
- Set to 1 by a program.

FMR22 Bit (Interrupt Request Suspend-Request Enable Bit)

When the FMR 22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request) at the time an interrupt request is generated during auto-erasure. Set the FMR22 bit to 1 when using erase-suspend while rewriting the user ROM area in EW1 mode.

FMR27 Bit (Low-Current-Consumption Read Mode Enable Bit)

When the FMR 27 bit is set to 1 (low-current-consumption read mode enabled) in low-speed clock mode (XIN clock stopped) or low-speed on-chip oscillator mode (XIN clock stopped), power consumption when reading the flash memory can be reduced. Refer to **29.2.12 Low-Current-Consumption Read Mode** for details.

Low-current-consumption read mode can be used when the CPU clock is set to either of the following:

- The CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16.
- The CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8.

However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is 3 kHz or below.

After setting the divide ratio of the CPU clock, set the FMR27 bit to 1.

Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled). When the FMR27 bit is set to 1 (low-current-consumption read mode enabled), do not execute the program, block erase, or lock bit program command. To change the FMSTP bit from 1 (flash memory stops) to 0 (flash memory operates), make the setting when the FMR27 bit is set to 0 (low-current-consumption read mode disabled).



28.4.5 EW0 Mode

When the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled), the MCU enters CPU rewrite mode and software commands can be accepted. At this time, the FMR02 bit in the FMR0 register is set to 0 so that EW0 mode is selected.

Software commands are used to control program and erase operations. The FST register can be used to confirm whether programming or erasure has completed.

To enter erase-suspend during auto-erasure, set the FMR20 bit to 1 (erase-suspend enabled) and the FMR21 bit to 1 (erase-suspend request). Next, verify the FST7 bit in the FST register is set to 1 (ready), then verify the FST6 bit is set to 1 (during erase-suspend) before accessing the flash memory. When the FST6 bit is set to 0, erasure completes.

When the FMR21 bit in the FMR2 register is set to 0 (erase restart), auto-erasure restarts. To confirm whether auto-erasure has restarted, verify the FST7 bit in the FST register is set to 0, then verify the FST6 bit is set to 0 (other than erase-suspend).

28.4.6 EW1 Mode

After the FMR01 bit in the FMR0 register is set to 1 (CPU rewrite mode enabled), EW1 mode is selected by setting the FMR02 bit is set to 1.

The FST register can be used to confirm whether programming and erasure has completed.

To enable the erase-suspend function during auto-erasure, execute the block erase command after setting the FMR20 bit in the FMR2 register to 1 (suspend enabled). To enter erase-suspend while auto-erasing the user ROM area, set the FMR22 bit in the FMR2 register to 1 (erase-suspend request enabled by interrupt request). Also, the interrupt to enter erase-suspend must be enabled beforehand.

When an interrupt request is generated, the FMR21 bit in the FMR2 register is automatically set to 1 (erase-suspend request) and auto-erasure suspends after td(SR-SUS). After interrupt handling completes, set the FMR21 bit to 0 (erase restart) to restart auto-erasure.

28.4.7 Suspend Operation

The suspend function halts the auto-erase operation temporarily during auto-erasure.

When auto-erasure is suspended, the next operation can be executed (refer to **Table 28.4 Executable Operation during Suspend**).

- When suspending the auto-erasure of any block in data flash, auto-programming and reading another block can be executed.
- When suspending the auto-erasure of data flash, auto-programming and reading program ROM can be executed.
- When suspending the auto-erasure of any block in program ROM, auto-programming and reading another block can be executed.
- When suspending the auto-erasure of program ROM, auto-programming and reading data flash can be executed.
- To check the suspend, verify the FST7 bit is set to 1 (ready), then verify the FST6 bit is set to 1 (during erase-suspend) to confirm whether erasure has been suspended. When the FST6 bit is set to 0 (other than erase suspend), erasure completes.

Figure 28.3 shows the Suspend Operation Timing.

Table 28.4 Executable Operation during Suspend

						Opera	tion du	ring Su	spend				
		(Block exe	Data flash during er cution bef ring suspe	asure ore	(Blo eras be	Data flash ock during sure execu fore enteri suspend)	no tion	(Block exe	ogram RO during er cution bef ring suspe	asure ore	(Blo eras bef	ogram RO ock during ure execu fore enteri suspend)	no tion
	Erase Program Read		Erase	Program	Read	Erase	Program	Read	Erase	Program	Read		
Areas during	Data flash	D	D	D	D	E	Е	N/A	N/A	N/A	D	Е	E (5)
erasure execution before entering suspend	Program ROM	N/A	N/A	N/A	D	Е	Е	D	D	D	D	E	E

- 1. E indicates operation is enabled by using the suspend function, D indicates operation is disabled, and N/A indicates no combination is available.
- 2. Operation cannot be suspended during programming.
- 3. The block erase command can be executed for erasure. The program, lock bit program, and read lock bit status commands can be executed for programming.
 - The clear status register command can be executed when the FST7 bit in the FST register is set to 1 (ready). The operation of block blank check is disabled during suspend.
- 4. The MCU enters read array mode immediately after entering erase-suspend.
- 5. The program ROM area can be read with the BGO function while programming or block erasing data flash.




Figure 28.3 Suspend Operation Timing

28.4.8 How to Set and Exit Each Mode

Figure 28.4 shows How to Set and Exit EW0 Mode and Figure 28.5 shows How to Set and Exit EW0 Mode (When Rewriting Data Flash) and EW1 Mode.




Figure 28.4 How to Set and Exit EW0 Mode




Figure 28.5 How to Set and Exit EW0 Mode (When Rewriting Data Flash) and EW1 Mode

28.4.9 BGO (BackGround Operation) Function

When the program ROM area is specified while a program or block erase operation to the data flash, array data can be read. This eliminates the need for writing software commands. Access time is the same as for normal read operations.

Any other block of the data flash cannot read during a program or block erase operation to the data flash. Figure 28.6 shows the BGO Function.




Figure 28.6 BGO Function

28.4.10 Data Protect Function

Each block in the flash memory has a nonvolatile lock bit. The lock bit is enabled by setting the FMR13 bit in the FMR1 register is set to 0 (lock bit enabled). The lock bit can be used to disable (lock) programming or erasing each block. This prevents data from being written or erased inadvertently. A block status changes according to the lock bit as follows:

- When the lock bit data is set to 0: locked (the block cannot be programmed or erased)
- When the lock bit data is set to 1: not locked (the block can be programmed and erased)

The lock bit data is set to 0 (locked) by executing the lock bit program command and to 1 (not locked) by erasing the block. No commands can be used to set only the lock bit data to 1.

The lock bit data can be read using the read lock bit status command.

When the FMR13 bit is set to 1 (lock bit disabled), the lock bit function is disabled and all blocks are not locked (each lock bit data remains unchanged). The lock bit function is enabled by setting the FMR13 bit to 0 (the lock bit data is retained).

When the block erase command is executed while the FMR13 bit is set to 1, the target block is erased regardless of the lock bit status. The lock bit of the erase target block is set to 1 after auto-erasure completes.

Refer to 28.4.11 Software Commands for the details of individual commands.

The FMR13 bit is set to 0 after auto-erasure completes. This bit is also set to 0 if one of the following conditions is met. To erase or program a different locked block, set the FMR 13 bit to 1 again and execute the block erase or program command.

- If the FST7 bit in the FST register is changed from 0 (busy) to 1 (ready).
- If a command sequence error occurs.
- If the FMR01 bit in the FMR0 register is set to 0 (CPU mode disabled).
- If the FMSTP bit in the FM0 register is set to 1 (flash memory stops).
- If the CMDRST bit in the FMR0 register is set to 1 (erasure/writing stopped).

Figure 28.7 shows the FMR13 Bit Operation Timing.




Figure 28.7 FMR13 Bit Operation Timing

28.4.11 Software Commands

The software commands are described below. Read or write commands and data in 8-bit units. Do not input any command other than those listed in the table below.

Table 28.5 Software Commands

Command	F	First Bus Cycle	е	Second Bus Cycle			
Command	Mode	Address	Data	Mode	Address	Data	
Read array	Write	×	FFh				
Clear status register	Write	×	50h				
Program	Write	WA	40h	Write	WA	WD	
Block erase	Write	×	20h	Write	BA	D0h	
Lock bit program	Write	BT	77h	Write	BT	D0h	
Read lock bit status	Write	×	71h	Write	BT	D0h	
Block blank check	Write	×	25h	Write	BA	D0h	

WA: Write address
WD: Write data
BA: Any block address
BT: Starting block address

x: Any address in the user ROM area

28.4.11.1 Read Array Command

The read array command is used to read the flash memory.

When FFh is written in the first bus cycle, the MCU enters read array mode. When the read address is input in the following bus cycles, the content of the specified address can be read in 8-bit units.

Since read array mode remains until another command is written, the contents of multiple addresses can be read continuously.

In addition, after a reset, the MCU enters read array mode after a program, block erase, block blank check, read lock bit status, or clear status register command, or after entering erase-suspend.

28.4.11.2 Clear Status Register Command

The clear status register command is used to set bits FST4 and FST5 in the FST register to 0. When 50h is written in the first bus cycle, bits FST4 and FST5 in the FST register are set to 0.

28.4.11.3 Program Command

The program command is used to write data to the flash memory in 1-byte units.

When 40h is written in the first bus cycle and data is written in the second bus cycle to the write address, autoprogramming (data program and verify operation) starts. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

The FST7 bit in the FST register can be used to confirm whether auto-programming has completed. The FST7 bit is set to 0 during auto-programming and is set to 1 when auto-programming completes.

After auto-programming has completed, the auto-program result can be confirmed by the FST4 bit in the FST register (refer to **28.4.12 Full Status Check**).

Do not write additions to the already programmed addresses.

The program command targeting each block in the program ROM can be disabled using the lock bit. The following commands are not accepted under the following conditions:

- Block erase commands targeting data flash block A when the FMR14 bit in the FMR1 register is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block B when the FMR15 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block C when the FMR16 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block D when the FMR17 bit is set to 1 (rewrite disabled).

Figure 28.8 shows a Program Flowchart (Flash Ready Status Interrupt Disabled) and Figure 28.9 shows a Program Flowchart (Flash Ready Status Interrupt Enabled).

In EW1 mode, do not execute this command to any address where a rewrite control program is allocated.

When the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled), a flash ready status interrupt can be generated upon completion of auto-programming. The auto-program result can be confirmed by reading the FST register during the interrupt routine.




Figure 28.8 Program Flowchart (Flash Ready Status Interrupt Disabled)




Figure 28.9 Program Flowchart (Flash Ready Status Interrupt Enabled)

28.4.11.4 Block Erase Command

When 20h is written in the first bus cycle and then D0h is written in the second bus cycle to any block address, auto-erasure (erase and erase verify operation) starts in the specified block.

The FST7 bit in the FST register can be used to confirm whether auto-erasure has completed. The FST7 bit is set to 0 during auto-erasure and is set to 1 when auto-erasure completes. After auto-erasure completes, all data in the block is set to FFh.

After auto-erasure has completed, the auto-erase result can be confirmed by the FST5 bit in the FST register (refer to **28.4.12 Full Status Check**).

The block erase command targeting each block in the program ROM can be disabled using the lock bit. The following commands are not accepted under the following conditions:

- Block erase commands targeting data flash block A when the FMR14 bit in the FMR1 register is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block B when the FMR15 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block C when the FMR16 bit is set to 1 (rewrite disabled).
- Block erase commands targeting data flash block D when the FMR17 bit is set to 1 (rewrite disabled).

Figure 28.10 shows a Block Erase Flowchart (Flash Ready Status Interrupt Disabled), Figure 28.11 shows a Block Erase Flowchart (Flash Ready Status Interrupt Disabled and Suspend Enabled), and Figure 28.12 shows a Block Erase Flowchart (Flash Ready Status Interrupt Enabled and Suspend Enabled).

In EW1 mode, do not execute this command to any block where a rewrite control program is allocated.

While the RDYSTIE bit in the FMR0 register is set to 1 (flash ready status interrupt enabled), a flash ready status interrupt can be generated upon completion of auto-erasure. While the RDYSTIE bit is set to 1 and the FMR20 bit in the FMR2 register is set to 1 (erase-suspend enabled), a flash ready status interrupt is generated when the FMR21 bit is set to 1 (erase-suspend request) and auto-erasure suspends. The auto-erase result can be confirmed by reading the FST register during the interrupt routine.




Figure 28.10 Block Erase Flowchart (Flash Ready Status Interrupt Disabled)




Figure 28.11 Block Erase Flowchart (Flash Ready Status Interrupt Disabled and Suspend Enabled)




Figure 28.12 Block Erase Flowchart (Flash Ready Status Interrupt Enabled and Suspend Enabled)

28.4.11.5 Lock Bit Program Command

This command is used to set the lock bit of any block in the program ROM area to 0 (locked).

When 77h is written in the first bus cycle and D0h is written in the second bus cycle to the starting block address, 0 is written to the lock bit of the specified block. Make sure the address value in the first bus cycle is the same address as the starting block address specified in the second bus cycle.

Figure 28.13 shows a Lock Bit Program Flowchart. The lock bit status (lock bit data) can be read using the read lock bit status command.

The FST7 bit in the FST register can be used to confirm whether writing to the lock bit has completed.

Refer to **28.4.10 Data Protect Function** for the lock bit function and how to set the lock bit to 1 (not locked).




Figure 28.13 Lock Bit Program Flowchart

28.4.11.6 Read Lock Bit Status Command

This command is used to read the lock bit status of any address in the program ROM area.

When 71h written in the first bus cycle and D0h is written in the second cycle to the starting block address, the lock bit status of the specified block is stored in the LBDATA bit in the FST register. After the FST7 bit in the FST register has been set to 1 (ready), read the LBDATA bit.

Figure 28.14 shows a Read Lock Bit Status Flowchart.




Figure 28.14 Read Lock Bit Status Flowchart

28.4.11.7 Block Blank Check Command

This command is used to confirm that all addresses in any block are blank data FFh.

When 25h is written in the first bus cycle and D0h is written in the second bus cycle to any block address, blank checking starts in the specified block. The FST7 bit in the FST register can be used to confirm whether blank checking has completed. The FST7 bit is set to 0 during the blank-check period and set to 1 when blank checking completes.

After blank checking has completed, the blank-check result can be confirmed by the FST5 bit in the FST register (refer to **28.4.12 Full Status Check**). This command is used to verify the target block has not been written to. To confirm whether erasure has completed normally, execute the full status check.

Do not execute the block blank check command when the FST6 bit is set to 1 (during erase-suspend). Figure 28.15 shows a Block Blank Check Flowchart.




Figure 28.15 Block Blank Check Flowchart

This command is intended for programmer manufactures, not for general users.

28.4.12 Full Status Check

If an error occurs, bits FST4 and FST5 in the FST register are set to 1, indicating the occurrence of an error. The execution result can be confirmed by checking these status bits (full status check).

Table 28.6 lists the Errors and FST Register Status. Figure 28.16 shows the Full Status Check and Handling Procedure for Individual Errors.

Table 28.6 Errors and FST Register Status

FST Regis	ster Status	Error	Error Occurrence Condition					
FST5	FST4	LIIOI	End occurrence condition					
1	1	Command sequence error	 When a command is not written correctly. When data other than valid data (i.e., D0h or FFh) is written in the second bus cycle of the block erase command. (1) The erase command is executed during suspend The command is executed to the block during suspend 					
1	0	Erase error	When the block erase command is executed, but autoerasure does not complete correctly.					
		Blank check error	When the block blank check command is executed and data other than blank data FFh is read.					
0	1	Program error/ lock bit program error	When the program command is executed, but auto-programming does not complete correctly.					

Note:

1. When FFh is written in the second bus cycle of these commands, the MCU enters read array mode. At the same time, the command code written in the first bus cycle is invalid.




Figure 28.16 Full Status Check and Handling Procedure for Individual Errors

28.5 Standard Serial I/O Mode

In standard serial I/O mode, a serial programmer which supports the MCU can be used to rewrite the user ROM area while the MCU is mounted on-board.

There are three types of standard serial I/O modes:

- Standard serial I/O mode 1 Clock synchronous serial I/O used to connect to a serial programmer
- Standard serial I/O mode 3............ Special clock asynchronous serial I/O used to connect to a serial programmer

Standard serial I/O mode 2 and standard serial I/O mode 3 can be used for the MCU.

Refer to Appendix 2. Connection Examples between Serial Programmer and On-Chip Debugging Emulator for examples of connecting to a serial programmer. Contact the serial programmer manufacturer for more information. Refer to the user's manual included with your serial programmer for instructions.

Table 28.7 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 2) and Figure 28.17 shows Pin Handling in Standard Serial I/O Mode 2. Table 28.8 lists the Pin Functions (Flash Memory Standard Serial I/O Mode 3) and Figure 28.18 shows Pin Handling in Standard Serial I/O Mode 3.

After handling the pins shown in Table 28.8 and rewriting the flash memory using the programmer, apply a "H" level signal to the MODE pin and reset the hardware to run a program in the flash memory in single-chip mode.

28.5.1 ID Code Check Function

The ID code check function determines whether the ID codes sent from the serial programmer and those written in the flash memory match.

Refer to 12. ID Code Areas for details of the ID code check.

Table 28.7 Pin Functions (Flash Memory Standard Serial I/O Mode 2)

Pin	Name	I/O	Description
VCC, VSS	Power supply input		Apply the guaranteed programming and erasure voltage to the VCC pin and 0 V to the VSS pin.
RESET	Reset input	I	Reset input pin.
P4_6/XIN	P4_6 input/clock input	ı	Connect a ceramic resonator or crystal oscillator
P4_7/XOUT	P4_7 input/clock output	I/O	between pins XIN and XOUT.
P4_3/XCIN	P4_3 input/clock input	I	Connect a crystal oscillator between pins XCIN and
P4_4/XCOUT	P4_4 input/clock output	I/O	XCOUT.
P0_0 to P0_7	Input port P0	I	Input a "H" or "L" level signal or leave open.
P1_0 to P1_3,	Input port P1	I	Input a "H" or "L" level signal or leave open.
P1_6, P1_7			
P2_0 to P2_7	Input port P2	I	Input a "H" or "L" level signal or leave open.
P3_0, P3_1,	Input port P3	I	Input a "H" or "L" level signal or leave open.
P3_3 to P3_5, P3_7			
P4_2/VREF, P4_5	Input port P4	I	Input a "H" or "L" level signal or leave open.
P6	Input port P6	I	Input a "H" or "L" level signal or leave open.
MODE	MODE	I/O	Input a "L" level signal.
P1_4	TXD output	0	Serial data output pin.
P1_5	RXD input	ı	Serial data input pin.

I: Input O: Output I/O: Input and output




Figure 28.17 Pin Handling in Standard Serial I/O Mode 2

Table 28.8 Pin Functions (Flash Memory Standard Serial I/O Mode 3)

Pin	Name	I/O	Description
VCC, VSS	Power supply input		Apply the guaranteed programming and erasure voltage to the VCC pin and 0 V to the VSS pin.
RESET	Reset input	I	Reset input pin.
P4_6/XIN	P4_6 input/clock input	ı	If an external oscillator is connected, connect a
P4_7/XOUT	P4_7 input/clock output	I/O	ceramic resonator or crystal oscillator between pins XIN and XOUT. To use as an input port, input a "H" or "L" level signal or leave the pin open.
P4_3/XCIN	P4_3 input/clock input		If an external oscillator is connected, connect a
P4_4/XCOUT	P4_4 input/clock output	I/O	crystal oscillator between pins XCIN and XCOUT. To use as an input port, input a "H" or "L" level signal or leave the pin open.
P0_0 to P0_7	Input port P0	ı	Input a "H" or "L" level signal or leave open.
P1_0 to P1_7	Input port P1	I	Input a "H" or "L" level signal or leave open.
P2_0 to P2_7	Input port P2	I	Input a "H" or "L" level signal or leave open.
P3_0, P3_1, P3_3 to P3_5, P3_7	Input port P3	I	Input a "H" or "L" level signal or leave open.
P4_2/VREF, P4_5	Input port P4	I	Input a "H" or "L" level signal or leave open.
P6	Input port P6	I	Input a "H" or "L" level signal or leave open.
MODE	MODE	I/O	Serial data I/O pin. Connect the pin to a programmer.

I: Input O: Output I/O: Input and output




Figure 28.18 Pin Handling in Standard Serial I/O Mode 3

28.6 Parallel I/O Mode

Parallel I/O mode is used to input and output software commands, addresses and data necessary to control (read, program, and erase) the on-chip flash memory.

Use a parallel programmer which supports the MCU. Contact the parallel programmer manufacturer for more information. Refer to the user's manual included with your parallel programmer for instructions.

In parallel I/O mode, the user ROM areas shown in Figure 28.1 can be rewritten.

28.6.1 ROM Code Protect Function

The ROM code protect function prevents the flash memory from being read and rewritten (refer to **28.3.2 ROM Code Protect Function**).

28.7 Notes on Flash Memory

28.7.1 CPU Rewrite Mode

28.7.1.1 Prohibited Instructions

The following instructions cannot be used while the program ROM area is being rewritten in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

28.7.1.2 Interrupts

Tables 28.9 to 28.11 show CPU Rewrite Mode Interrupts.

Table 28.9 CPU Rewrite Mode Interrupts (1)

1	Erase/		
Mode	Write	Status	Maskable Interrupt
	Target		'
EW0	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit to 0 (erase restart).
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Usable by allocating a vector in RAM.
		During auto-erasure (suspend disabled)	
		During auto-programming	
EW1	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1, the FMR21 bit is automatically set to 1. The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit to 0.
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Auto-erasure suspends after td(SR-SUS) and interrupt handling is executed. Auto-erasure can be restarted by setting the FMR21 bit to 0 after interrupt handling completes. While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written.
		During auto-erasure (suspend disabled or FMR22 = 0)	Auto-erasure and auto-programming have priority and interrupt requests are put on standby. Interrupt handling is executed after auto-erase and auto-program complete.
		During auto-programming	

FMR21, FMR22: Bits in FMR2 register

Table 28.10 CPU Rewrite Mode Interrupts (2)

Mode	Erase/ Write Target	Status	Watchdog Timer Oscillation Stop Detection Voltage Monitor 2 Voltage Monitor 1	Undefined Instruction INTO Instruction BRK Instruction Single Step Address Match Address Break (Note 1)
EWO	Data flash	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0) During	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart). Interrupt handling is executed while auto-erasure or auto performed.	When an interrupt request is acknowledged, interrupt handling is executed. If erase-suspend is required, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends autoerasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during autoerasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).
	Program ROM	auto-programming During auto-erasure (suspend enabled) During auto-erasure (suspend disabled) During auto-programming	When an interrupt request is acknowledged, autoerasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period. Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal	Not usable during auto-erasure or auto-programming.
			value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function.	

FMR21, FMR22: Bits in FMR2 register

^{1.} Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

Table 28.11 CPU Rewrite Mode Interrupts (3)

Mode	Erase/ Write Target	Status	Watchdog Timer Oscillation Stop Detection Voltage Monitor 2 Voltage Monitor 1	Undefined Instruction INTO Instruction BRK Instruction Single Step Address Match Address Break (Note 1)
EW1	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart).	When an interrupt request is acknowledged, interrupt handling is executed. If erase-suspend is required, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends autoerasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during autoerasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).
		During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming	Interrupt handling is executed while auto-erasure or auto performed.	-programming is being
	Program ROM	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming	When an interrupt request is acknowledged, autoerasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period. Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function.	Not usable during auto-erasure or auto-programming.

FMR21, FMR22: Bits in FMR2 register

^{1.} Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

28.7.1.3 How to Access

To set one of the following bits to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.

- The FMR01 bit or FMR02 bit in the FMR0 register
- The FMR13 bit in the FMR1 register
- The FMR20 bit, FMR22 bit, or FMR 27 bit in the FMR2 register

To set one of the following bits to 0, first write 1 and then 0 immediately. Disable interrupts and DTC activation between writing 1 and writing 0.

• The FMR14 bit, FMR15 bit, FMR16 bit, or FMR17 bit in the FMR1 register

28.7.1.4 Rewriting User ROM Area

In EW0 mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

28.7.1.5 Programming

Do not write additions to the already programmed address.

28.7.1.6 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

If the FST7 bit in the FST register is set to 0 (busy (during programming or erasure execution), do not enter to stop mode or wait mode.

Do not enter stop mode or wait mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).

28.7.1.7 Programming and Erasure Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

28.7.1.8 Block Blank Check

Do not execute the block blank check command during erase-suspend.

28.7.1.9 Low-Current-Consumption Read Mode

In low-speed clock mode and low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled).

Low-current-consumption read mode can be used when the CPU clock is set to either of the following:

- The CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16.
- The CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8.

However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is 3 kHz or below. After setting the divide ratio of the CPU clock, set the FMR27 bit to 1 (low-current-consumption read mode enabled).

To reduce the power consumption, refer to 29. Reducing Power Consumption.

Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).



29. Reducing Power Consumption

29.1 Overview

This chapter describes key points and processing methods for reducing power consumption.

29.2 Key Points and Processing Methods for Reducing Power Consumption

Key points for reducing power consumption are shown below. They should be referred to when designing a system or creating a program.

29.2.1 Voltage Detection Circuit

If voltage monitor 1 is not used, set the VCA26 bit in the VCA2 register to 0 (voltage detection 1 circuit disabled). If voltage monitor 2 is not used, set the VCA27 bit in the VCA2 register to 0 (voltage detection 2 circuit disabled).

If the power-on reset and voltage monitor 0 reset are not used, set the VCA25 bit in the VCA2 register to 0 (voltage detection 0 circuit disabled).

29.2.2 Ports

Even after the MCU enters wait mode or stop mode, the states of the I/O ports are retained. Current flows into the output ports in the active state, and shoot-through current flows into the input ports in the high-impedance state. Unnecessary ports should be set to input and fixed to a stable electric potential before the MCU enters wait mode or stop mode.

29.2.3 Clocks

Power consumption generally depends on the number of the operating clocks and their frequencies. The fewer the number of operating clocks or the lower their frequencies, the more power consumption decreases. Unnecessary clocks should be stopped accordingly.

Stopping low-speed on-chip oscillator oscillation: CM14 bit in CM1 register Stopping high-speed on-chip oscillator oscillation: FRA00 bit in FRA0 register

29.2.4 Wait Mode, Stop Mode

Power consumption can be reduced in wait mode and stop mode. Refer to 9.7 Power Control for details.

29.2.5 Stopping Peripheral Function Clocks

If the peripheral function f1, f2, f4, f8, and f32 clocks are not necessary in wait mode, set the CM02 bit in the CM0 register to 1 (peripheral function clock stops in wait mode). This will stop the f1, f2, f4, f8, and f32 clocks in wait mode.

29.2.6 Timers

If timer RA is not used, set the TCKCUT bit in the TRAMR register to 1 (count source cutoff).

If timer RB is not used, set the TCKCUT bit in the TRBMR register to 1 (count source cutoff).

If timer RC is not used, set the MSTTRC bit in the MSTCR register to 1 (standby).

29.2.7 A/D Converter

When the A/D converter is not used, power consumption can be reduced by setting the ADSTBY bit in the ADCON1 register to 0 (A/D operation stops (standby)) to shut off any analog circuit current flow.

29.2.8 Clock Synchronous Serial Interface

When the SSU_i or the IIC_i (i = 0 to 3) is not used, set the MSTIICi (i = 0 to 3) bit in the MSTCR register to 1 (standby).



29.2.9 Sensor Control Unit

When the sensor control unit is not used, set the MSTSCU bit in the MSTCR register to 1 (standby).

29.2.10 Reducing Internal Power Consumption

When the MCU enters wait mode using low-speed clock mode or low-speed on-chip oscillator mode, internal power consumption can be reduced by using the VCA20 bit in the VCA2 register. Figure 29.1 shows the Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit. To enable reduced internal power consumption by the VCA20 bit, follow Figure 29.1 Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit.




Figure 29.1 Handling Procedure for Reducing Internal Power Consumption Using VCA20 Bit

29.2.11 Stopping Flash Memory

In low-speed on-chip oscillator mode and low-speed clock mode, power consumption can be further reduced by stopping the flash memory using the FMSTP bit in the FMR0 register.

Access to the flash memory is disabled by setting the FMSTP bit to 1 (flash memory stops). The FMSTP bit must be written to by a program transferred to RAM.

When the MCU enters stop mode or wait mode while CPU rewrite mode is disabled, the power for the flash memory is automatically turned off. It is turned back on again after the MCU exits stop mode or wait mode. This eliminates the need to set the FMR0 register.

Figure 29.2 shows the Handling Procedure Example for Reducing Power Consumption Using FMSTP Bit.




Figure 29.2 Handling Procedure Example for Reducing Power Consumption Using FMSTP Bit

29.2.12 Low-Current-Consumption Read Mode

In low-speed clock mode and low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled).

Low-current-consumption read mode can be used when the CPU clock is set to either of the following:

- The CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16.
- The CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8.

However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is 3 kHz or below.

After setting the divide ratio of the CPU clock, set the FMR27 bit to 1 (low-current-consumption read mode enabled).

Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled). Figure 29.3 shows the Handling Procedure Example of Low-Current-Consumption Read Mode.




Figure 29.3 Handling Procedure Example of Low-Current-Consumption Read Mode

30. Electrical Characteristics

Table 30.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	$-20^{\circ}C \leq T_{opr} \leq 85^{\circ}C$	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 30.2 Recommended Operating Conditions (1)

Symbol		П	arameter		Conditions	Standard			Unit
Symbol		Г	arameter		Conditions	Min.	Тур.	Max.	Offic
Vcc/AVcc	Supply voltage					1.8	_	5.5	V
Vss/AVss	Supply voltage					_	0	_	V
VIH	Input "H" voltage	Other th	nan CMOS ir	•		0.8 Vcc	_	Vcc	V
		CMOS	Inputlevel	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
			function (I/O port)		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	_	Vcc	V
			(I/O port)	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	_	Vcc	V
				0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	_	Vcc	V
					$1.8~\textrm{V} \leq \textrm{Vcc} < 2.7~\textrm{V}$	0.8 Vcc	_	Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	_	Vcc	V
					$1.8~\textrm{V} \leq \textrm{Vcc} < 2.7~\textrm{V}$	0.85 Vcc	_	Vcc	V
		Externa	I clock input	(XOUT)		1.2	_	Vcc	V
VIL	Input "L" voltage	Other th	nan CMOS ir			0	_	0.2 Vcc	V
		CMOS	Inputlevel	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V
		input	switching	0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.2 Vcc	V
			function (I/O port)		1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
	Inpu	Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.4 Vcc	V		
				0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0	_	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.2 Vcc	V
				Input level selection:	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V
				<u> </u>	2.7 V ≤ Vcc < 4.0 V	0	_	0.45 Vcc	V
			$1.8~V \leq Vcc < 2.7~V$	0	_	0.35 Vcc	V		
		Externa	I clock input	(XOUT)		0	_	0.4	V
IOH(sum)	Peak sum output current	"H"	Sum of all	oins IOH(peak)		_	_	-160	mA
IOH(sum)	Average sum out current	put "H"	Sum of all	oins IOH(avg)		_	_	-80	mA
IOH(peak)	Peak output "H" o	current	Drive capa	city Low		_	_	-10	mA
			Drive capa	city High		_	_	-40	mA
IOH(avg)	Average output "I	⊣"	Drive capa	city Low		_	_	-5	mA
	current		Drive capa	city High		_	_	-20	mA
IOL(sum)	Peak sum output current	"L"	Sum of all	oins IOL(peak)		_	_	160	mA
IOL(sum)	Average sum out current	put "L"	Sum of all	oins IOL(avg)		_	_	80	mA
IOL(peak)	Peak output "L" c	urrent	Drive capa	city Low		_	_	10	mA
,	·		Drive capa	•		_	_	40	mA
IOL(avg)	Average output "I	,,	Drive capa			_	_	5	mA
	current		Drive capa	•		_	_	20	mA
f(XIN)	XIN clock input of	scillation	frequency		2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(XCIN)	XCIN clock input	oscillatio	n frequency		1.8 V ≤ Vcc ≤ 5.5 V	_	32.768	50	kHz
fOCO40M	When used as the	e count s	ource for tim	ner RC (3)	2.7 V ≤ Vcc ≤ 5.5 V	32	_	40	MHz
fOCO-F	fOCO-F frequenc				2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
	•	-			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
_	System clock free	quency			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
	-	. ,			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz
f(BCLK)	CPU clock freque	ency			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
	, , ,	-			1.8 V ≤ Vcc < 2.7 V	_	_	5	MHz

- Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version), unless otherwise specified.
 The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 to 5.5 V.




Figure 30.1 Ports P0 to P4, P6 Timing Measurement Circuit

Table 30.3 A/D Converter Characteristics

Symbol	Parameter		Conditions		Standard			Unit
Symbol					Min.	Тур.	Max.	Offic
_	Resolution		Vref = AVCC		_	_	10	Bit
_	Absolute accuracy	10-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±3	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±5	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input		_	±5	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input		_	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 3.3 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 3.0 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
			Vref = AVCC = 2.2 V	AN0 to AN7 input, AN8 to AN11 input	_	_	±2	LSB
φAD	A/D conversion clock Tolerance level impedance		4.0 V ≤ Vref = AVCC ≤ 5.5 V (2)		2	_	20	MHz
			3.2 V ≤ Vref = AVCC ≤ 5.5 V (2)		2	_	16	MHz
			2.7 V ≤ Vref = AVCC ≤ 5.5 V (2)		2	_	10	MHz
			$2.2 \text{ V} \le \text{Vref} = \text{AVCC} \le 5.5 \text{ V}^{(2)}$		2	_	5	MHz
_						3		kΩ
tconv	Conversion time	10-bit mode	Vref = AVcc = 5.0 V, ϕ AD = 20 MHz		2.2	_	_	μS
		8-bit mode	Vref = AVcc = 5.0 V, ϕ AD = 20 MHz		2.2	_	_	μS
tsamp	Sampling time		φAD = 20 MHz		0.8	_	_	μS
lVref	Vref current		$Vcc = 5.0 \text{ V}, \text{ XIN} = \text{f1} = \phi \text{AD} = 20 \text{ MHz}$		_	45		μА
Vref	Reference voltage				2.2	_	AVcc	V
VIA	Analog input voltage (3)				0	_	Vref	V
OCVREF	On-chip reference voltage		2 MHz ≤ φAD ≤ 4 MHz		1.19	1.34	1.49	V

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 30.4 Flash Memory (Program ROM) Electrical Characteristics

Symbol	Parameter	Conditions		Unit		
	Farameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	_	_	times
_	Byte program time		_	80	TBD	μS
_	Block erase time		_	0.3	TBD	S
td(SR-SUS)	Time delay from suspend request until suspend	·		_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		-	=	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7		5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		0	_	60	°C
_	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year

- 1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60 °C, unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Symbol	Parameter	Conditions		Stand	ard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		10,000 (3)	_	_	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	160	TBD	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	300	TBD	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend				5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μS
td(CMDRST -READY)	Time from when command is forcibly stopped until reading is enabled		-	=	30 + CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20	_	85	°C
	Data hold time (7)	Ambient temperature = 55 °C	20	_	_	year

Table 30.5 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

- 1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85 °C (N version), unless otherwise specified.
- 2. Definition of programming/erasure endurance
 - The programming and erasure endurance is defined on a per-block basis.
 - If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one. However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed.)
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 30.2 Time delay until Suspend

Table 30.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Faranielei	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level Vdet0_0 (2)		TBD	1.90	TBD	V
	Voltage detection level Vdet0_1 (2)		TBD	2.35	TBD	V
	Voltage detection level Vdet0_2 (2)		TBD	2.85	TBD	V
	Voltage detection level Vdet0_3 (2)		TBD	3.80	TBD	V
_	Voltage detection 0 circuit response time (4)	At the falling of Vcc from 5.0 V to (Vdet0_0 - 0.1) V	_	6	TBD	μS
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	_	1.5	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾			_	TBD	μS

Notes

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version).
- 2. Select the voltage detection level with bits VDSEL0 and VDSEL1 in the OFS register.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.
- 4. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.

Table 30.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 (2)	At the falling of Vcc	TBD	2.20	TBD	V
	Voltage detection level Vdet1_1 (2)	At the falling of Vcc	TBD	2.35	TBD	V
	Voltage detection level Vdet1_2 (2)	At the falling of Vcc	TBD	2.50	TBD	V
	Voltage detection level Vdet1_3 (2)	At the falling of Vcc	TBD	2.65	TBD	V
	Voltage detection level Vdet1_4 (2)	At the falling of Vcc	TBD	2.80	TBD	V
	Voltage detection level Vdet1_5 (2)	At the falling of Vcc	TBD	2.95	TBD	V
	Voltage detection level Vdet1_6 (2)	At the falling of Vcc	TBD	3.10	TBD	V
	Voltage detection level Vdet1_7 (2)	At the falling of Vcc	TBD	3.25	TBD	V
	Voltage detection level Vdet1_8 (2)	At the falling of Vcc	TBD	3.40	TBD	V
	Voltage detection level Vdet1_9 (2)	At the falling of Vcc	TBD	3.55	TBD	V
	Voltage detection level Vdet1_A (2)	At the falling of Vcc	TBD	3.70	TBD	V
	Voltage detection level Vdet1_B (2)	At the falling of Vcc	TBD	3.85	TBD	V
	Voltage detection level Vdet1_C (2)	At the falling of Vcc	TBD	4.00	TBD	V
	Voltage detection level Vdet1_D (2)	At the falling of Vcc	TBD	4.15	TBD	V
	Voltage detection level Vdet1_E (2)	At the falling of Vcc	TBD	4.30	TBD	V
	Voltage detection level Vdet1_F (2)	At the falling of Vcc	TBD	4.45	TBD	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	_	V
		Vdet1_6 to Vdet1_F selected	_	0.10	_	V
_	Voltage detection 1 circuit response time (3)	At the falling of Vcc from 5.0 V to (Vdet1_0 - 0.1) V	_	60	TBD	μS
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V		1.7	_	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽⁴⁾			_	TBD	μS

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version).
- 2. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 3. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 4. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 30.8	Voltage Detection 2 Circuit Electrical Characteristics
-------------------	--

Symbol	Parameter	Condition		Unit		
Syllibol	Faranietei	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	TBD	4.00	TBD	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		_	0.10	_	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5.0 V to (Vdet2_0 – 0.1) V	_	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μS

Notes:


- 1. The measurement condition is Vcc = 1.8 to 5.5 V and T_{opr} = -20 to 85 °C (N version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 30.9 Power-on Reset Circuit (2)

Symbol	ymbol Parameter External power Vcc rise gradient	Condition		Unit		
Symbol Parameter	Condition	Min.	Тур.	Max.	Offic	
t rth	External power Vcc rise gradient	(1)	0	_	50,000	mV/msec

Notes:

- 1. The measurement condition is Topr = -20 to 85 °C (N version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdet0 indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 30.3 Power-on Reset Circuit Electrical Characteristics

Table 30.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		- Unit		
Syllibol	Falanetei	Condition	Min.	Тур.	Max.	Offic
_	High-speed on-chip oscillator frequency after reset	VCC = 5.0 V, Topr = 25 °C	_	40	_	MHz
	High-speed on-chip oscillator frequency when the FRA4 register correction value is written into the FRA1 register and the FRA5 register correction value into the FRA3 register (2)	Vcc = 5.0 V, Topr = 25 °C		36.864		MHz
	High-speed on-chip oscillator frequency when the FRA6 register correction value is written into the FRA1 register and the FRA7 register correction value into the FRA3 register	Vcc = 5.0 V, Topr = 25 °C		32	_	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	_	TBD	_	ms
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	400	1	μА

Notes

- 1. Vcc = 5.0 V and Topr = 25 $^{\circ}$ C, unless otherwise specified.
- 2. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 30.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
-,	raiameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		60 125 250		kHz	
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25 °C	_	30	TBD	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25 °C	_	2		μΑ

Note:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85 °C (N version), unless otherwise specified.

Table 30.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter	Condition		Standard		Unit
Syllibol	Symbol Parameter d(P-R) Time for internal power supply stabilization during	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		_	_	2,000	μS

- 1. The measurement condition is Vcc = 1.8 to 5.5 V and $T_{opr} = 25$ °C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.

Table 30.13 Timing Requirements of Synchronous Serial Communication Unit (SSU)

Cumbal	Doromotor		Conditions		d	Unit	
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK_i clock cycle ti	me		4	_	_	tcyc (2)
tHI	SSCK_i clock "H" wid	lth		0.4	_	0.6	tsucyc
tLO	SSCK_i clock "L" width			0.4	_	0.6	tsucyc
trise	SSCK_i clock rising	Master		_	_	1	tcyc (2)
	time	Slave		_	_	1	μS
t FALL	SSCK_i clock falling	Master		_	_	1	tcyc (2)
	time			_	_	1	μS
tsu	SSO_i, SSI_i data input setup time		During low-voltage signal mode VCC = 3.0 V, Minimum input voltage = 1.65 V, external pull-up resistor = 510 Ω (3)	100	_	_	ns
tH	SSO_i, SSI_i data inp	out hold		1	_	_	tcyc (2)
tLEAD	SCS_i setup time	Slave		1tcyc + 50	_	_	ns
tlag	SCS_i hold time	Slave		1tcyc + 50	_	_	ns
top	SSO_i, SSI_i data output delay time			_	_	1	tcyc (2)
tsa	SSI_i slave access time		2.7 V ≤ Vcc ≤ 5.5 V	_	_	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	_	_	1.5tcyc + 200	ns
tor	SSI_i slave out open	time	2.7 V ≤ Vcc ≤ 5.5 V	_	_	1.5tcyc + 100	ns
			1.8 V ≤ Vcc < 2.7 V	_		1.5tcyc + 200	ns

i = 0 to 3

Notes:

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)

 $f1 \le 10$ MHz is required when the noise filter is used in low-voltage signal mode.

3. These indicate the measurement conditions in low-voltage signal mode.




Figure 30.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 30.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)




Figure 30.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 30.14 Timing Requirements of I²C bus Interface

Symbol	Parameter	Condition	5	Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
tscl	SCL_i input cycle time		12tcyc + 600 (2)	_	_	ns
tsclh	SCL_i input "H" width		3tcyc + 300 (2)	_	_	ns
tscll	SCL_i input "L" width		5tcyc + 500 (2)	_	_	ns
t sf	SCL_i, SDA_i input fall time		_	_	300	ns
tsp	SCL_i, SDA_i input spike pulse rejection time		_	_	1tcyc (2)	ns
tBUF	SDA_i input bus-free time		5tcyc (2)	_	_	ns
tstah	Start condition input hold time		3tcyc (2)		_	ns
tstas	Retransmit start condition input setup time		3tcyc (2)	_	_	ns
tstop	Stop condition input setup time		3tcyc (2)	_	_	ns
tsdas	Data input setup time		1tcyc + 40 (2)		_	ns
tsdah	Data input hold time		10	_	_	ns

i = 0 to 3

Maria

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V, and Topr = -20 to 85 °C (N version), unless otherwise specified.
- 2. 1tcyc = 1/f1(s)




Figure 30.7 I/O Timing of I²C bus Interface

Table 30.15 Electrical Characteristics (1) [4.2 V \leq VCC \leq 5.5 V]

Symbol	Parameter		Condition		Sta	andard		Unit
Symbol		Parameter		ondition	Min.	Тур.	Max.	
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Vcc = 5 V $IOH = -20 mA$ $Maximum number of$ $I/Os = 4$	Vcc - 2.0		Vcc	V
			Drive capacity Low	Vcc = 5 V IOH = -5 mA Maximum number of I/Os = 16	Vcc - 2.0		Vcc	V
		XOUT	Vcc = 5 V	IOH = -200 μA	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	Vcc = 5 V IoL = 20 mA Maximum number of I/Os = 4	_		2.0	V
			Drive capacity Low	Vcc = 5 V IoL = 5 mA Maximum number of I/Os = 16	_		2.0	V
		XOUT	Vcc = 5 V	IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, CTS2, SSCK_i, SCS_i, SSI_i, SCL_i, SDA_i, SSO_i (i = 0 to 3)	Vcc = 5.0 V		0.1	1.2	_	V
to a	1 1 (6) 122	RESET	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		0.1			
lih lil	Input "H" cu		$V_1 = 5 \text{ V}, \text{ Vcc} = 5.0 \text{ V}$ $V_1 = 0 \text{ V}, \text{ Vcc} = 5.0 \text{ V}$		 -	_	5.0 -5.0	μA μA
RPULLUP	Pull-up resi		VI = 0 V, VCC = 5.0 V VI = 0 V, VCC = 5.0 V		25	50	-5.0 100	kΩ
RfXIN	Feedback resistance	XIN	v. = 0 v, vcc = 3.0 v		_	0.3	—	MΩ
RfXCIN	Feedback resistance	XCIN			_	8	_	ΜΩ
VRAM	RAM hold voltage		During stop mode		1.8	_	_	V

^{1.} $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$, $\text{Topr} = -20 \text{ to } 85 ^{\circ}\text{C}$ (N version), and f(XIN) = 20 MHz, unless otherwise specified.

Table 30.16 Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -20 to 85 °C (N version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard May			Unit
,				Min.	Тур.	Max.	
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		6.5	1.5	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	5.3	12.5	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division		3.6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8		3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2		mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division		7.0	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0		mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	_	1		mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	400	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	85	400	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	47		μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	100	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μА
		Stop mode	XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА
			XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off	_	15	_	μА

Timing Requirements (Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V, Topr = 25 °C)

Table 30.17 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
Symbol	Falantetel	Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	_	ns	
twh(xout)	XOUT input "H" width	24	_	ns	
twl(xout)	XOUT input "L" width	24	_	ns	
tc(XCIN)	XCIN input cycle time	41	_	μS	
twh(xcin)	XCIN input "H" width	7	_	μS	
tWL(XCIN)	XCIN input "L" width	7	_	μS	




Figure 30.8 External Clock Input Timing Diagram when Vcc = 5 V

Table 30.18 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	100	_	ns	
twh(traio)	TRAIO input "H" width	40	_	ns	
twl(traio)	TRAIO input "L" width	40	_	ns	




Figure 30.9 TRAIO Input Timing Diagram when Vcc = 5 V

Ta	hla	30	10	Sorial	Interface
12	nie	.SU.	19	Seriai	interrace

Symbol	Parameter	Condition	Stan	Unit	
Symbol	Farameter	Condition	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	When an external clock is selected	200	_	ns
tw(ckh)	CLKi input "H" width		100	_	ns
tw(ckl)	CLKi input "L" width		100	_	ns
td(C-Q)	TXDi output delay time		_	90	ns
th(C-Q)	TXDi hold time		0	_	ns
tsu(D-C)	RXDi input setup time		10	_	ns
th(C-D)	RXDi input hold time		90	_	ns
th(C-Q)	TXDi output delay time	When an internal clock is selected	_	10	ns
tsu(D-C)	RXDi input setup time]	90	_	ns
th(C-D)	RXDi input hold time		90	_	ns

i = 0 to 2




Figure 30.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 30.20 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
Symbol	raidilletei	Min.	Max.	Unit	
tW(INH)	INTi input "H" width, Kli input "H" width	250 (1)	_	ns	
tW(INL)	ĪNTi input "L" width, Kli input "L" width	250 (2)		ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 30.11 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 30.21 Electrical Characteristics (3) [2.7 V \leq VCC < 4.2 V]

Symbol	Parameter		Condition		Sta	ndard		Unit
Symbol	Fa	arameter	Conc	IIIOII	Min.	Тур.	Max.	
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Vcc = 3 V IOH = -5 mA Maximum number of I/Os = 4	Vcc - 0.7	_	Vcc	V
			Drive capacity Low	VCC = 3 V IOH = -1 mA Maximum number of I/Os = 16	Vcc - 0.7	_	Vcc	V
		XOUT		IOH = -200 μA	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	VCC = 3 V IOL = 5 mA Maximum number of I/Os = 4	_	_	0.7	V
			Drive capacity Low	Vcc = 3 V IoL = 1 mA Maximum number of I/Os = 16	_	_	0.7	V
		XOUT		IoL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, CTS2, SSCK_i, SCS_i, SSI_i, SCL_i, SDA_i, SSO_i (i = 0 to 3)	Vcc = 3.0 V		0.1	0.4		V
Іін	Input "H" current	KESEI	Vi = 3 V, Vcc = 3.0 V	./	- 0.1	0.5	4.0	ν
lih IIL	Input "L" current		$V_1 = 0 \text{ V}, \text{ VCC} = 3.0 \text{ V}$		_		-4.0	μΑ
RPULLUP	Pull-up resistance		$V_1 = 0 \text{ V}, \text{ VCC} = 3.0 \text{ V}$		42	84	168	kΩ
RfXIN	Feedback resistance	XIN	11,111 0.0		_	0.3	_	MΩ
RfXCIN	Feedback resistance	XCIN			_	8	_	МΩ
VRAM	RAM hold voltage	·	During stop mode		1.8		_	V

^{1.} $2.7 \text{ V} \leq \text{Vcc} < 4.2 \text{ V}$, $\text{Topr} = -20 \text{ to } 85 ^{\circ}\text{C}$ (N version), and f(XIN) = 10 MHz, unless otherwise specified.

Table 30.22 Electrical Characteristics (4) [2.7 V \leq Vcc \leq 3.3 V] (Topr = -20 to 85 °C (N version), unless otherwise specified.)

Symbol	Parameter	Condition			Standar		Unit	
C)				Min.	Тур.	Max.		
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	10	mA	
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	7.5	mA	
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	7.0	15	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	4.0	_	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA	
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA	
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	390	μА	
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	80	400	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μА	
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	3.5	_	μА	
		Stop mode	XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μА	
			XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	15	_	μА	

Timing requirements (Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V, Topr = 25 °C)

Table 30.23 External Clock Input (XOUT, XCIN)

Symbol	Parameter		Standard		
Symbol	Falantetel	Min.	Max.	Unit	
tc(XOUT)	XOUT input cycle time	50	_	ns	
twh(xout)	XOUT input "H" width	24	_	ns	
twl(xout)	XOUT input "L" width	24	_	ns	
tc(XCIN)	XCIN input cycle time	14	_	μS	
twh(xcin)	XCIN input "H" width	7	_	μS	
twl(xcin)	XCIN input "L" width	7	_	μS	




Figure 30.12 External Clock Input Timing Diagram when Vcc = 3 V

Table 30.24 TRAIO Input

Symbol	Parameter		Standard		
			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	_	ns	
twh(traio)	TRAIO input "H" width	120	_	ns	
twl(traio)	TRAIO input "L" width	120	_	ns	




Figure 30.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 30	リンち	Serial	Interface

Symbol	Parameter	Condition	Stan	Unit	
Symbol	Faranielei	Condition	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	When an external clock is selected	300	_	ns
tw(ckh)	CLKi input "H" width		150	_	ns
tw(ckl)	CLKi Input "L" width		150	_	ns
td(C-Q)	TXDi output delay time		_	120	ns
th(C-Q)	TXDi hold time		0	_	ns
tsu(D-C)	RXDi input setup time		30	_	ns
th(C-D)	RXDi input hold time		90	_	ns
th(C-Q)	TXDi output delay time	When an internal clock is selected	_	30	ns
tsu(D-C)	RXDi input setup time		120	_	ns
th(C-D)	RXDi input hold time		90	_	ns

i = 0 to 2




Figure 30.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 30.26 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Symbol Parameter		Standard		
Symbol			Max.	Unit	
tW(INH)	INTi input "H" width, Kli input "H" width	380 (1)	_	ns	
tW(INL)	INTi input "L" width, Kli input "L" width	380 (2)	1	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 30.15 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 3 V

Table 30.27 Electrical Characteristics (5) [1.8 V \leq VCC < 2.7 V]

Symbol			Condition		Standard			Unit
Symbol					Min.	Тур.	Max.	
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	VCC = 1.8 V IOH = -2 mA Maximum number of I/Os = 4	Vcc - 0.5	_	Vcc	V
			Drive capacity Low	VCC = 1.8 V IOH = -1 mA Maximum number of I/Os = 16	Vcc - 0.5	_	Vcc	V
		XOUT		IOH = -200 μA	1.0	_	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	Vcc = 1.8 V IoL = 2 mA Maximum number of I/Os = 4	_	_	0.5	V
			Drive capacity Low	Vcc = 1.8 V IoL = 1 mA Maximum number of I/Os = 16		_	0.5	V
		XOUT		IOL = 200 μA	_	_	0.5	V
VT+-VT-	Hysteresis	NTO, INT1, INT2, INT3, INT4, KIO, KI1, KI2, KI3, TRAIO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD1, RXD2, CLK0, CLK1, CLK2, CTS2, SSCK_i, SCS_i, SSI_i, SCL_i, SDA_i, SSO_i (i = 0 to 3)	Vcc = 2.2 V		0.05	0.20		V
Іін	Input "H" current	NLOEI	VI = 2.2 V, VCC = 2.2	2 V			4.0	μА
lil.	Input "L" current		VI = 2.2 V, VCC = 2.2 V VI = 0 V, VCC = 2.2 V				-4.0	μΑ
RPULLUP	Pull-up resistance		$V_1 = 0 \text{ V}, \text{ Vcc} = 2.2 \text{ V}$		70	140	300	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	8	_	МΩ
VRAM	RAM hold voltage		During stop mode		1.8	_	_	V

^{1. 1.8} V \leq Vcc < 2.7 V, Topr = -20 to 85 °C (N version), and f(XIN) = 5 MHz, unless otherwise specified.

Table 30.28 Electrical Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20 to 85 °C (N version), unless otherwise specified.)

Symbol	Parameter	Condition		Standard			Unit
Symbol	Farameter		Condition	Min.	Тур.	Max.	UTIIL
Icc	Power supply current (Vcc = 1.8 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	2.2	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	0.8		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	2.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.7		mA
			XIN clock off High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16, MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	_	90	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	80	350	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	_	40	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	15	90	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0, VCA20 = 1	_	4	80	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0, VCA20 = 1		3.5		μА
		Stop mode	XIN clock off, Topr = 25 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		2.0	5	μА
			XIN clock off, Topr = 85 °C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0		15		μА

Timing requirements (Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V, Topr = 25 °C)

Table 30.29 External Clock Input (XOUT, XCIN)

Symbol	Parameter	Stan	Unit	
Symbol		Min.	Max.	Offic
tc(XOUT)	XOUT input cycle time	200	_	ns
twh(xout)	XOUT input "H" width	90	_	ns
tWL(XOUT)	XOUT input "L" width	90	_	ns
tc(XCIN)	XCIN input cycle time	14	_	μS
twh(xcin)	XCIN input "H" width	7	_	μS
tWL(XCIN)	XCIN input "L" width	7	_	μS




Figure 30.16 External Clock Input Timing Diagram when Vcc = 2.2 V

Table 30.30 TRAIO Input

Symbol	Symbol Parameter -		Standard	
Symbol			Max.	Unit
tc(TRAIO)	TRAIO input cycle time	500	_	ns
twh(traio)	TRAIO input "H" width	200	_	ns
tWL(TRAIO)	TRAIO input "L" width	200	_	ns




Figure 30.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 50.51 Senai interface	Tabl	e 30.3°	l Serial	Interface
-----------------------------	------	---------	----------	-----------

Symbol	Parameter	Condition	Stan	Unit	
Symbol	Parameter	Condition	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	When an external clock is selected	800	_	ns
tw(ckh)	CLKi input "H" width		400	_	ns
tw(ckl)	CLKi Input "L" width		400	_	ns
td(C-Q)	TXDi output delay time		_	200	ns
th(C-Q)	TXDi hold time		0	_	ns
tsu(D-C)	RXDi input setup time		150	_	ns
th(C-D)	RXDi input hold time		90	_	ns
th(C-Q)	TXDi output delay time	When an internal clock is selected	_	200	ns
tsu(D-C)	RXDi input setup time]	150	_	ns
th(C-D)	RXDi input hold time]	90	_	ns

i = 0 to 2




Figure 30.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 30.32 External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt Kli (i = 0 to 3)

Svmbol	Parameter		Standard		
Symbol	Falametei	Min.	Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	1,000 (1)	_	ns	
tw(INL)	ĪNTi input "L" width, Kli input "L" width	1,000 (2)	_	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 30.19 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 2.2 V

31. Usage Notes

31.1 Notes on Clock Generation Circuit

31.1.1 Stop Mode

To enter stop mode, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then the CM10 bit in the CM1 register to 1 (stop mode). An instruction queue pre-reads 4 bytes from the instruction which sets the CM10 bit to 1 (stop mode) and the program stops.

Insert at least four NOP instructions following the JMP.B instruction after the instruction which sets the CM10 bit to 1.

• Program example to enter stop mode

BCLR 1, FMR0 ; CPU rewrite mode disabled **BCLR** 7, FMR2 ; Low-current-consumption read mode disabled **BSET** 0, PRCR ; Writing to CM1 register enabled ; Enable interrupt **FSET** Ι 0, CM1 ; Stop mode **BSET** JMP.B LABEL 001 LABEL 001: NOP NOP **NOP NOP**

31.1.2 Wait Mode

To enter wait mode by setting the CM30 bit to 1, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) before setting the CM30 bit to 1.

To enter wait mode with the WAIT instruction, set the FMR01 bit in the FMR0 register to 0 (CPU rewrite mode disabled) and then execute the WAIT instruction. An instruction queue pre-reads 4 bytes from the instruction to set the CM30 bit to 1 (MCU enters wait mode) or the WAIT instruction, and then the program stops. Insert at least four NOP instructions after the instruction to set the CM30 bit to 1 (MCU enters wait mode) or the WAIT instruction.

• Program example to execute the WAIT instruction

BCLR 1, FMR0 ; CPU rewrite mode disabled
BCLR 7, FMR2 ; Low-current-consumption read mode disabled
FSET I ; Enable interrupt
WAIT ; Wait mode
NOP
NOP
NOP
NOP

• Program example to execute the instruction to set the CM30 bit to 1

BCLR ; CPU rewrite mode disabled 1, FMR0 **BCLR** 7, FMR2 ; Low-current-consumption read mode disabled **BSET** 0, PRCR ; Writing to CM3 register enabled ; Interrupt disabled **FCLR BSET** 0, CM3 ; Wait mode **NOP** NOP **NOP NOP** ; Writing to CM3 register disabled **BCLR** 0, PRCR ; Interrupt enabled **FSET**

31.1.3 Oscillation Stop Detection Function

Since the oscillation stop detection function cannot be used if the XIN clock frequency is below 2 MHz, set bits OCD1 to OCD0 to 00b.

31.1.4 Oscillation Circuit Constants

Consult the oscillator manufacturer to determine the optimal oscillation circuit constants for the user system. To use the MCU with supply voltage below VCC = 2.7 V, it is recommended to set the CM11 bit in the CM1 register to 1 (on-chip feedback resistor disabled) and connect the feedback resistor to the chip externally.



31.2 Notes on Interrupts

31.2.1 Reading Address 00000h

Do not read address 00000h by a program. When a maskable interrupt request is acknowledged, the CPU reads interrupt information (interrupt number and interrupt request level) from 00000h in the interrupt sequence. At this time, the IR bit for the acknowledged interrupt is set to 0.

If address 00000h is read by a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to 0. This may cause the interrupt to be canceled, or an unexpected interrupt to be generated.

31.2.2 SP Setting

Set a value in the SP before an interrupt is acknowledged. The SP is set to 0000h after a reset. If an interrupt is acknowledged before setting a value in the SP, the program may run out of control.

31.2.3 External Interrupt and Key Input Interrupt

Either the "L" level width or "H" level width shown in the Electrical Characteristics is required for the signal input to pins $\overline{INT0}$ to $\overline{INT4}$ and pins $\overline{KI0}$ to $\overline{KI3}$, regardless of the CPU clock.

For details, refer to Table 30.20 (VCC = 5 V), Table 30.26 (VCC = 3 V), Table 30.32 (VCC = 2.2 V) External Interrupt INTi (i = 0 to 4) Input, Key Input Interrupt KIi (i = 0 to 3).



31.2.4 Changing Interrupt Sources

The IR bit in the interrupt control register may be set to 1 (interrupt requested) when the interrupt source changes. To use an interrupt, set the IR bit to 0 (no interrupt requested) after changing interrupt sources. Changing interrupt sources as referred to here includes all factors that change the source, polarity, or timing of the interrupt assigned to a software interrupt number. Therefore, if a mode change of a peripheral function involves the source, polarity, or timing of an interrupt, set the IR bit to 0 (no interrupt requested) after making these changes. Refer to the descriptions of the individual peripheral functions for related interrupts. Figure 31.1 shows a Procedure Example for Changing Interrupt Sources.




Figure 31.1 Procedure Example for Changing Interrupt Sources

instructions to use and related notes.

more cycles of the sampling clock of the digital filter before setting the IR bit to 0 (no interrupt request). Refer to 11.8.5 Rewriting Interrupt Control Register for the

31.2.5 Rewriting Interrupt Control Register

(a) The contents of the interrupt control register can be rewritten only while no interrupt requests corresponding to that register are generated. If an interrupt request may be generated, disable the interrupt before rewriting the contents of the interrupt control register.

(b) When rewriting the contents of the interrupt control register after disabling the interrupt, be careful to choose appropriate instructions.

Changing any bit other than the IR bit

If an interrupt request corresponding to the register is generated while executing the instruction, the IR bit may not be set to 1 (interrupt requested), and the interrupt may be ignored. If this causes a problem, use one of the following instructions to rewrite the contents of the register: AND, OR, BCLR, and BSET.

Changing the IR bit

Depending on the instruction used, the IR bit may not be set to 0 (no interrupt requested). Use the MOV instruction to set the IR bit to 0.

(c) When using the I flag to disable an interrupt, set the I flag as shown in the sample programs below. Refer to (b) regarding rewriting the contents of interrupt control registers using the sample programs.

Examples 1 to 3 shows how to prevent the I flag from being set to 1 (interrupts enabled) before the contents of the interrupt control register are rewritten for the effects of the internal bus and the instruction queue buffer.

Example 1: Use the NOP instructions to pause program until the interrupt control register is rewritten

INT_SWITCH1:

FCLR I ; Disable interrupts

AND.B #00H, 0056H; Set the TRAIC register to 00h

NOP ;

NOP

FSET I ; Enable interrupts

Example 2: Use a dummy read to delay the FSET instruction

INT_SWITCH2:

FCLR I ; Disable interrupts

AND.B #00H, 0056H ; Set the TRAIC register to 00h

MOV.W MEM, R0 ; <u>Dummy read</u> FSET I ; Enable interrupts

Example 3: Use the POPC instruction to change the I flag

INT_SWITCH3:

PUSHC FLG

FCLR I ; Disable interrupts

AND.B #00H, 0056H ; Set the TRAIC register to 00h

POPC FLG ; Enable interrupts

31.3 Notes on ID Code Areas

31.3.1 Setting Example of ID Code Areas

The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

• To set 55h in all of the ID code areas

.org 00FFDCH

.lword dummy | (55000000h) ; UND .lword dummy | (55000000h) ; INTO .lword dummy ; BREAK

.lword dummy | (55000000h) ; ADDRESS MATCH .lword dummy | (55000000h) ; SET SINGLE STEP

.lword dummy | (55000000h) ; WDT

.lword dummy | (55000000h) ; ADDRESS BREAK

.lword dummy | (55000000h); RESERVE

(Programming formats vary depending on the compiler. Check the compiler manual.)

31.4 Notes on Option Function Select Area

31.4.1 Setting Example of Option Function Select Area

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. The following shows a setting example.

• To set FFh in the OFS register

.org 00FFFCH

.lword reset | (0FF000000h) ; RESET

(Programming formats vary depending on the compiler. Check the compiler manual.)

• To set FFh in the OFS2 register

.org 00FFDBH

.byte 0FFh

(Programming formats vary depending on the compiler. Check the compiler manual.)

31.5 Notes on DTC

31.5.1 DTC activation source

- Do not generate any DTC activation sources before entering wait mode or during wait mode.
- Do not generate any DTC activation sources before entering stop mode or during stop mode.

31.5.2 DTCENi (i = 0 to 6) Registers

- Modify bits DTCENi0 to DTCENi7 only while an interrupt request corresponding to the bit is not generated.
- When the interrupt source flag in the status register for the peripheral function is 1, do not modify the corresponding activation source bit among bits DTCENi0 to DTCENi7.
- Do not access the DTCENi registers using DTC transfers.

31.5.3 Peripheral Modules

- Do not set the status register bit for the peripheral function to 0 using a DTC transfer.
- When the DTC activation source is SSU_i/IIC_i bus receive data full, read the SSiRDR register/the ICiDRR register using a DTC transfer.

The RDRF bit in the SSiSR register/the ICiSR register is set to 0 (no data in SSiRDR/ICiDRR register) by reading the SSiRDR register/the ICiDRR register.

However, the RDRF bit is not set to 0 by reading the SSiRDR register/the ICiDRR register when the DTC data transfer setting is either of the following:

- -Transfer causing the DTCCTj (j = 0 to 23) register value to change from 1 to 0 in normal mode
- -Transfer causing the DTCCRj register value to change from 1 to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode.
- When the DTC activation source is SSU_i/IIC_i bus transmit data empty, write to the SSiTDR register/the ICiDRT register using a DTC transfer. The TDRE bit in the SSiSR register/the ICiSR register is set to 0 (data is not transferred from registers SSiTDR/ICiDRT to SSiTRSR/ICiDRS) by writing to the SSiTDR register/the ICiDRT register.

i = 0 to 3

31.5.4 Interrupt Request

No interrupt is generated for the CPU during DTC operation in any of the following cases:

- When the DTC activation source is SSU i/IIC i (i = 0 to 3) transmit data empty or flash ready status
- When performing the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- When performing the data transfer causing the DTCCRj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

31.6 Notes on Timer RA

• Timer RA stops counting after a reset. Set the values in the timer RA and timer RA prescalers before the count starts.

- Even if the prescaler and timer RA are read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In pulse width measurement mode and pulse period measurement mode, bits TEDGF and TUNDF in the TRACR register can be set to 0 by writing 0 to these bits by a program. However, these bits remain unchanged if 1 is written. When using the READ-MODIFY-WRITE instruction for the TRACR register, the TEDGF or TUNDF bit may be set to 0 although these bits are set to 1 while the instruction is being executed. In this case, write 1 to the TEDGF or TUNDF bit which is not supposed to be set to 0 with the MOV instruction.
- When changing to pulse period measurement mode from another mode, the contents of bits TEDGF and TUNDF are undefined. Write 0 to bits TEDGF and TUNDF before the count starts.
- The TEDGF bit may be set to 1 by the first timer RA prescaler underflow generated after the count starts.
- When using the pulse period measurement mode, leave two or more periods of the timer RA prescaler immediately after the count starts, then set the TEDGF bit to 0.
- The TCSTF bit retains 0 (count stops) for 0 to 1 cycle of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RA ⁽¹⁾ other than the TCSTF bit. Timer RA starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count).

The TCSTF bit remains 1 for 0 to 1 cycle of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RA counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RA (1) other than the TCSTF bit.

- 1. Registers associated with timer RA: TRACR, TRAIOC, TRAMR, TRAPRE, and TRA.
- When the TRAPRE register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source clock for each write interval.
- When the TRA register is continuously written during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.
- Do not set 00h to the TRA register in pulse width measurement mode and pulse period measurement mode.



31.7 Notes on Timer RB

• Timer RB stops counting after a reset. Set the values in the timer RB and timer RB prescalers before the count starts.

- Even if the prescaler and timer RB is read out in 16-bit units, these registers are read 1 byte at a time by the MCU. Consequently, the timer value may be updated during the period when these two registers are being read.
- In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TSTART bit in the TRBCR register to 0 (stops counting) or setting the TOSSP bit in the TRBOCR register to 1 (stops one-shot), the timer reloads the value of reload register and stops. Therefore, in programmable one-shot generation mode and programmable wait one-shot generation mode, read the timer count value before the timer stops.
- The TCSTF bit remains 0 (count stops) for 1 to 2 cycles of the count source after setting the TSTART bit to 1 (count starts) while the count is stopped.

During this time, do not access registers associated with timer RB ⁽¹⁾ other than the TCSTF bit. Timer RB starts counting at the first valid edge of the count source after the TCSTF bit is set to 1 (during count).

The TCSTF bit remains 1 for 1 to 2 cycles of the count source after setting the TSTART bit to 0 (count stops) while the count is in progress. Timer RB counting is stopped when the TCSTF bit is set to 0.

During this time, do not access registers associated with timer RB (1) other than the TCSTF bit.

Note:

- 1. Registers associated with timer RB: TRBCR, TRBOCR, TRBIOC, TRBMR, TRBPRE, TRBSC, and TRBPR.
- If the TSTOP bit in the TRBCR register is set to 1 during timer operation, timer RB stops immediately.
- If 1 is written to the TOSST or TOSSP bit in the TRBOCR register, the value of the TOSSTF bit changes after one or two cycles of the count source have elapsed. If the TOSSP bit is written to 1 during the period between when the TOSST bit is written to 1 and when the TOSSTF bit is set to 1, the TOSSTF bit may be set to either 0 or 1 depending on the content state. Likewise, if the TOSST bit is written to 1 during the period between when the TOSSP bit is written to 1 and when the TOSSTF bit is set to 0, the TOSSTF bit may be set to either 0 or 1.
- To use the underflow signal of timer RA as the count source for timer RB, set timer RA in timer mode, pulse output mode, or event count mode.

31.7.1 Timer Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

31.7.2 Programmable Waveform Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.



31.7.3 Programmable One-shot Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously during count operation (TCSTF bit is set to 1), allow three or more cycles of the prescaler underflow for each write interval.

31.7.4 Programmable Wait One-shot Generation Mode

To write to registers TRBPRE and TRBPR during count operation (TCSTF bit in the TRBCR register is set to 1), note the following points:

- When the TRBPRE register is written continuously, allow three or more cycles of the count source for each write interval.
- When the TRBPR register is written continuously, allow three or more cycles of the prescaler underflow for each write interval.

31.8 Notes on Timer RC

31.8.1 TRC Register

• The following note applies when the CCLR bit in the TRCCR1 register is set to 1 (clear TRC register at compare match with TRCGRA register).

When using a program to write a value to the TRC register while the TSTART bit in the TRCMR register is set to 1 (count starts), ensure that the write does not overlap with the timing with which the TRC register is set to 0000h.

If the timing of the write to the TRC register and the setting of the TRC register to 0000h coincide, the write value will not be written to the TRC register and the TRC register will be set to 0000h.

• Reading from the TRC register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.W #XXXXh, TRC ; Write

JMP.B L1 ; JMP.B instruction

L1: MOV.W TRC, DATA ; Read

31.8.2 TRCSR Register

Reading from the TRCSR register immediately after writing to it can result in the value previous to the write being read out. To prevent this, execute the JMP.B instruction between the read and the write instructions.

Program Example MOV.B #XXh, TRCSR ; Write

JMP.B L1 ; JMP.B instruction

L1: MOV.B TRCSR, DATA ; Read

31.8.3 TRCCR1 Register

To set bits TCK2 to TCK0 in the TRCCR1 register to 111b (fOCO-F), set fOCO-F to the clock frequency higher than the CPU clock frequency.

31.8.4 Count Source Switching

• Stop the count before switching the count source.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- After switching the count source from fOCO40M to another clock, allow a minimum of two cycles of f1 to elapse after changing the clock setting before stopping fOCO40M.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of f1.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

• After switching the count source from fOCO-F to fOCO40M, allow a minimum of two cycles of fOCO-F to elapse after changing the clock setting before stopping fOCO-F.

Switching procedure

- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of two cycles of fOCO-F.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).
- After switching the count source from fOCO-F to a clock other than fOCO40M, allow a minimum of one cycle of fOCO-F + fOCO40M to elapse after changing the clock setting before stopping fOCO-F.
 Switching procedure
- (1) Set the TSTART bit in the TRCMR register to 0 (count stops).
- (2) Change the settings of bits TCK2 to TCK0 in the TRCCR1 register.
- (3) Wait for a minimum of one cycle of fOCO-F + fOCO40M.
- (4) Set the FRA00 bit in the FRA0 register to 0 (high-speed on-chip oscillator off).

31.8.5 Input Capture Function

• Set the pulse width of the input capture signal as follows:

[When the digital filter is not used]

Three or more cycles of the timer RC operation clock (refer to **Table 19.1 Timer RC Operation Clock**) [When the digital filter is used]

Five cycles of the digital filter sampling clock + three cycles of the timer RC operating clock, minimum (refer to **Figure 19.5 Digital Filter Block Diagram**)

• The value of the TRC register is transferred to the TRCGRj register one or two cycles of the timer RC operation clock after the input capture signal is input to the TRCIOj (j = A, B, C, or D) pin (when the digital filter function is not used).

31.8.6 TRCMR Register in PWM2 Mode

When the CSEL bit in the TRCCR2 register is set to 1 (count stops at compare match with the TRCGRA register), do not set the TRCMR register at compare match timing of registers TRC and TRCGRA.

31.8.7 Count Source fOCO40M

The count source fOCO40M can be used with supply voltage VCC = 2.7 to 5.5 V. For supply voltage other than that, do not set bits TCK2 to TCK0 in the TRCCR1 register to 110b (select fOCO40M as the count source).

31.9 Notes on Timer RE

31.9.1 Starting and Stopping Count

Timer RE has the TSTART bit for instructing the count to start or stop, and the TCSTF bit, which indicates count start or stop. Bits TSTART and TCSTF are in the TRECR1 register.

Timer RE starts counting and the TCSTF bit is set to 1 (count starts) when the TSTART bit is set to 1 (count starts). It takes up to 2 cycles of the count source until the TCSTF bit is set to 1 after setting the TSTART bit to 1. During this time, do not access registers associated with timer RE ⁽¹⁾ other than the TCSTF bit.

Also, timer RE stops counting when setting the TSTART bit to 0 (count stops) and the TCSTF bit is set to 0 (count stops). It takes the time for up to 2 cycles of the count source until the TCSTF bit is set to 0 after setting the TSTART bit to 0. During this time, do not access registers associated with timer RE other than the TCSTF bit.

Note:

1. Registers associated with timer RE: TREMIN, TREHR, TREWK, TRECR1, TRECR2, and TRECSR.

31.9.2 Register Setting

Write to the following registers or bits when timer RE is stopped.

- Registers TRESEC, TREMIN, TREHR, TREWK, and TRECR2
- Bits H12 H24, PM, and INT in TRECR1 register
- Bits RCS0 to RCS3 in TRECSR register

Timer RE is stopped when bits TSTART and TCSTF in the TRECR1 register are set to 0 (timer RE stopped).

Also, set all above-mentioned registers and bits (immediately before timer RE count starts) before setting the TRECR2 register.

Figure 31.2 shows a Setting Example in Real-Time Clock Mode.




Figure 31.2 Setting Example in Real-Time Clock Mode

31.9.3 Time Reading Procedure of Real-Time Clock Mode

In real-time clock mode, read registers TRESEC, TREMIN, TREHR, and TREWK when time data is updated and read the PM bit in the TRECR1 register when the BSY bit is set to 0 (not while data is updated).

Also, when reading several registers, an incorrect time will be read if data is updated before another register is read after reading any register.

In order to prevent this, use the reading procedure shown below.

· Using an interrupt

Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register in the timer RE interrupt routine.

• Monitoring with a program 1

Monitor the IR bit in the TREIC register with a program and read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the IR bit in the TREIC register is set to 1 (timer RE interrupt request generated).

- Monitoring with a program 2
- (1) Monitor the BSY bit.
- (2) Monitor until the BSY bit is set to 0 after the BSY bit is set to 1 (approximately 62.5 ms while the BSY bit is set to 1).
- (3) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register after the BSY bit is set to 0.
- Using read results if they are the same value twice
- (1) Read necessary contents of registers TRESEC, TREMIN, TREHR, and TREWK and the PM bit in the TRECR1 register.
- (2) Read the same register as (1) and compare the contents.
- (3) Recognize as the correct value if the contents match. If the contents do not match, repeat until the read contents match with the previous contents.

Also, when reading several registers, read them as continuously as possible.

31.10 Notes on Serial Interface (UARTi (i = 0 or 1))

• When reading data from the UiRB (i = 0 or 1) register either in clock synchronous serial I/O mode or in clock asynchronous serial I/O mode, always read data in 16-bit units.

When the high-order byte of the UiRB register is read, bits PER and FER in the UiRB register and the RI bit in the UiC1 register are set to 0.

To check receive errors, read the UiRB register and then use the read data.

Program example to read the receive buffer register:

MOV.W 00A6H, R0 ; Read the U0RB register

• When writing data to the UiTB register in clock asynchronous serial I/O mode with 9-bit transfer data length, write data to the high-order byte first and then the low-order byte, in 8-bit units.

Program example to write to the transmit buffer register:

MOV.B #XXH, 00A3H ; Write to the high-order byte of the U0TB register MOV.B #XXH, 00A2H ; Write to the low-order byte of the U0TB register

31.11 Notes on Serial Interface (UART2)

31.11.1 Clock Synchronous Serial I/O Mode

31.11.1.1 Transmission/Reception

When the \overline{RTS} function is used with an external clock, the $\overline{RTS2}$ pin outputs "L," which informs the transmitting side that the MCU is ready for a receive operation. The $\overline{RTS2}$ pin outputs "H" when a receive operation starts. Therefore, the transmit timing and receive timing can be synchronized by connecting the $\overline{RTS2}$ pin to the $\overline{CTS2}$ pin of the transmitting side. The \overline{RTS} function is disabled when an internal clock is selected.

31.11.1.2 Transmission

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit in the U2C0 register is set to 0 (transmit data output at the falling edge and receive data input at the rising edge of the transfer clock), or while the external clock is held low when the CKPOL bit is set to 1 (transmit data output at the rising edge and receive data input at the falling edge of the transfer clock).

- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)
- If the $\overline{\text{CTS}}$ function is selected, input on the $\overline{\text{CTS2}}$ pin = "L"

31.11.1.3 Reception

In clock synchronous serial I/O mode, the shift clock is generated by activating the transmitter. Set the UART2-associated registers for transmit operation even if the MCU is used for receive operation only. Dummy data is output from the TXD2 pin while receiving.

When an internal clock is selected, the shift clock is generated by setting the TE bit in the U2C1 register to 1 (transmission enabled) and placing dummy data in the U2TB register. When an external clock is selected, set the TE bit to 1 (transmission enabled), place dummy data in the U2TB register, and input an external clock to the CLK2 pin to generate the shift clock.

If data is received consecutively, an overrun error occurs when the RE bit in the U2C1 register is set to 1 (data present in the U2RB register) and the next receive data is received in the UART2 receive register. Then, the OER bit in the U2RB register is set to 1 (overrun error). At this time, the U2RB register value is undefined. If an overrun error occurs, the IR bit in the S2RIC register remains unchanged.

To receive data consecutively, set dummy data in the low-order byte in the U2TB register per each receive operation.

If an external clock is selected, the following conditions must be met while the external clock is held high when the CKPOL bit is set to 0, or while the external clock is held low when the CKPOL bit is set to 1.

- The RE bit in the U2C1 register = 1 (reception enabled)
- The TE bit in the U2C1 register = 1 (transmission enabled)
- The TI bit in the U2C1 register = 0 (data present in the U2TB register)



31.12 Notes on Synchronous Serial Communication Unit

Set the IICiSEL bit in the SSUIICSR register to 0 (select SSU_i function) to use the synchronous serial communication unit function.

i = 0 to 3

31.13 Notes on I²C bus Interface

To use the I²C bus interface, set the IICiSEL bit in the SSUIICSR register to 1 (I²C bus interface function selected).

31.13.1 Master Receive Mode

After a master receive operation is completed, when a stop condition generation or a start condition regeneration overlaps with the falling edge of the ninth clock cycle of SCL_i, an additional cycle is output after the ninth clock cycle.

31.13.1.1 Countermeasure

After a master receive operation is completed, confirm the falling edge of the ninth clock cycle of SCL_i and generate a stop condition or regenerate a start condition.

Confirm the falling edge of the ninth clock cycle of SCL_i as follows: Confirm the SCLO bit in the ICiCR2 register (SCL_i monitor flag) becomes 0 (SCL_i pin is low) after confirming the RDRF bit in the ICiSR register (receive data register full flag) becomes 1.

i = 0 to 3

31.13.2 The ICE Bit in the ICiCR1 (i = 0 to 3) Register and the IICiRST (i = 0 to 3) Bit in the ICiCR2 Register

When writing 0 to the ICE bit or 1 to the IICiRST bit during an I²C bus interface operation, the BBSY bit in the ICiCR2 register and the STOP bit in the ICiSR register may become undefined.

31.13.2.1 Conditions When Bits Become Undefined

- When this module occupies the bus in master transmit mode (bits MST and TRS in the ICiCR1 register are 1).
- When this module occupies the bus in master receive mode (the MST bit is 1 and the TRS bit is 0).
- When this module transmits data in slave transmit mode (the MST bit is 0 and the TRS bit is 1).
- When this module transmits an acknowledge in slave receive mode (bits MST and TRS are 0).

31.13.2.2 Countermeasures

- When the start condition (the SDA_i falling edge when SCL_i is high) is input, the BBSY bit becomes 1.
- When the stop condition (the SDA_i rising edge when SCL_i is high) is input, the BBSY bit becomes 0.
- When writing 1 to the BBSY bit, 0 to the SCP bit, and the start condition (the SDA_i falling edge when SCL_i is high) is output while SCL_i and SDA_i are high in master transmit mode, the BBSY bit becomes 1.
- When writing 0 to bits BBSY and SCP, the stop condition (the SDA_i rising edge when SCL_i is high) is output while SDA_i is low, and this is the only module that holds SCL_i low in master transmit mode or master receive mode, the BBSY bit becomes 0.
- When writing 1 to the FS bit in the SARi register, the BBSY bit becomes 0.

i = 0 to 3



31.13.2.3 Additional Descriptions Regarding the IICiRST (i = 0 to 3) Bit

- When writing 1 to the IICiRST bit, bits SDAO and SCLO in the ICiCR2 register become 1.
- When writing 1 to the IICiRST bit in master transmit mode and slave transmit mode, the TDRE bit in the ICiSR register becomes 1.
- While the control block of the I²C bus interface is reset by setting the IICiRST bit to 1, writing to bits BBSY, SCP, and SDAO is disabled. Write 0 to the IICiRST bit before writing to the BBSY bit, SCP bit, or SDAO bit.
- Even when writing 1 to the IICiRST bit, the BBSY bit does not become 0. However, the stop condition (the SDA_i rising edge when SCL_i is high) may be generated depending on the states of SCL_i and SDA_i and the BBSY bit may become 0. There may also be a similar effect on other bits.
- While the control block of the I²C bus interface is reset by setting the IICiRST bit to 1, data transmission/ reception is stopped. However, the function to detect the start condition, stop condition, or arbitration lost operates. The values in the ICiCR1 register, ICiCR2 register, or ICiSR register may be updated depending on the signals applied to pins SCL_i and SDA_i.

i = 0 to 3

31.14 Notes on A/D Converter

- Write to the ADMOD register, the ADINSEL register, the ADCON0 register (other than ADST bit), the ADCON1 register, the OCVREFCR register when A/D conversion is stopped (before a trigger occurs).
- To use the A/D converter in repeat mode 0, repeat mode 1, or repeat sweep mode, select the frequency of the A/D converter operating clock φAD or more for the CPU clock during A/D conversion.
 Do not select fOCO-F as φAD.
- Connect 0.1 µF capacitor between the VREF pin and AVSS pin.
- Do not enter stop mode during A/D conversion.
- Do not enter wait mode during A/D conversion regardless of the state of the CM02 bit in the CM0 register (1: Peripheral function clock stops in wait mode or 0: Peripheral function clock does not stop in wait mode).
- Do not set the FMSTP bit in the FMR0 register to 1 (flash memory stops) or the FMR27 bit to 1 (low-consumption-current read mode enabled) during A/D conversion. Otherwise, the A/D conversion result will be undefined.
- Do not change the CKS2 bit in the ADMOD register while fOCO-F is stopped.
- During an A/D conversion operation, if the ADST bit in the ADCON0 register is set to 0 (A/D conversion stops) by a program to forcibly terminate A/D conversion, the conversion result of the A/D converter is undefined and no interrupt is generated. The value of the ADi register before A/D conversion may also be undefined. If the ADST bit is set to 0 by a program, do not use the value of all the ADi register.

31.15 Notes on Sensor Control Unit

31.15.1 A/D Converter

Do not use the A/D converter (or do not set the ADST bit in the ADCON0 register to 1) while the sensor control unit is operating.

31.15.2 Address to Store Detection Data

Set the start address in the SCUDAR register. Also set the same start address in the DTDARj (j = 0 to 23) register of the DTC. For the DTC settings, refer to **15. DTC**.

31.15.3 Wait Mode

- When the sensor control unit is used in wait mode, set wait mode immediately after setting the SCSTRT bit in the SCUCR0 register to 1 (measurement starts).
 - If the MCU exits wait mode during touch detection, the EWMER bit in the SCUFR register is set to 1. The detection data at that time is undefined.
- To enter wait mode while the sensor control unit is operating (the SCUE bit in the SCUCR0 register is set to 1), do not use the CM30 bit (wait control bit) in the CM3 register. Use the WAIT instruction.
- When the sensor control unit is used in wait mode, set the WTFMACT bit in the FMR1 register to 1 (flash memory operates in wait mode).

31.15.4 Measurement Trigger

If a measurement start trigger is generated during forced stop, all counter values change to 0.

31.15.5 Charging Time

To prevent measurement data from being overwritten to the next measurement data, the sensor control unit should be kept charged until DTC transfer or internal SDMA transfer is completed.

31.16 Notes on Flash Memory

31.16.1 CPU Rewrite Mode

31.16.1.1 Prohibited Instructions

The following instructions cannot be used while the program ROM area is being rewritten in EW0 mode because they reference data in the flash memory: UND, INTO, and BRK.

31.16.1.2 Interrupts

Tables 31.1 to 31.3 show CPU Rewrite Mode Interrupts.

Table 31.1 CPU Rewrite Mode Interrupts (1)

T	Erase/		
Mode	Write Target	Status	Maskable Interrupt
EW0	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit to 0 (erase restart).
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
,	Program ROM	During auto-erasure (suspend enabled)	Usable by allocating a vector in RAM.
	T CON	During auto-erasure (suspend disabled)	
		During auto-programming	
EW1	Data flash	During auto-erasure (suspend enabled)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1, the FMR21 bit is automatically set to 1. The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit to 0.
		During auto-erasure (suspend disabled or FMR22 = 0)	Interrupt handling is executed while auto-erasure or auto-programming is being performed.
		During auto-programming	
	Program ROM	During auto-erasure (suspend enabled)	Auto-erasure suspends after td(SR-SUS) and interrupt handling is executed. Auto-erasure can be restarted by setting the FMR21 bit to 0 after interrupt handling completes. While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written.
		During auto-erasure (suspend disabled or FMR22 = 0)	Auto-erasure and auto-programming have priority and interrupt requests are put on standby. Interrupt handling is executed after auto-erase and auto-program complete.
		During auto-programming	

FMR21, FMR22: Bits in FMR2 register

Table 31.2 CPU Rewrite Mode Interrupts (2)

Mode	Erase/ Write Target	Status	Watchdog Timer Oscillation Stop Detection Voltage Monitor 2 Voltage Monitor 1	Undefined Instruction INTO Instruction BRK Instruction Single Step Address Match Address Break (Note 1)
EWO	Data flash	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0)	When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart). Interrupt handling is executed while auto-erasure or auto performed.	When an interrupt request is acknowledged, interrupt handling is executed. If erase-suspend is required, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends autoerasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during autoerasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).
		During auto-programming		
	Program ROM	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled) During auto-programming	When an interrupt request is acknowledged, auto- erasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period. Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase- suspend function.	Not usable during auto-erasure or auto-programming.

FMR21, FMR22: Bits in FMR2 register

^{1.} Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

Table 31.3 CPU Rewrite Mode Interrupts (3)

Mode	Erase/ Write Target	Status	Watchdog Timer Oscillation Stop Detection Voltage Monitor 2 Voltage Monitor 1	Undefined Instruction INTO Instruction BRK Instruction Single Step Address Match Address Break (Note 1)
EW1	Data flash During auto-era (suspend enable) During auto-era (suspend disaber FMR22 = 0)		When an interrupt request is acknowledged, interrupt handling is executed. If the FMR22 bit is set to 1 (erase-suspend request enabled by interrupt request), the FMR21 bit is automatically set to 1 (erase-suspend request). The flash memory suspends auto-erasure after td(SR-SUS). If erase-suspend is required while the FMR22 bit is set to 0 (erase-suspend request disabled by interrupt request), set the FMR21 bit to 1 during interrupt handling. The flash memory suspends auto-erasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during auto-erasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit is set to 0 (erase restart).	When an interrupt request is acknowledged, interrupt handling is executed. If erase-suspend is required, set the FMR21 bit to 1 during interrupt handling. The flash memory suspends autoerasure after td(SR-SUS). While auto-erasure is being suspended, any block other than the block during autoerasure execution can be read or written. Auto-erasure can be restarted by setting the FMR21 bit in the FMR2 register is set to 0 (erase restart).
		During auto-programming		
	Program ROM	During auto-erasure (suspend enabled) During auto-erasure (suspend disabled or FMR22 = 0) During auto-programming	When an interrupt request is acknowledged, autoerasure or auto-programming is forcibly stopped immediately and the flash memory is reset. Interrupt handling starts when the flash memory restarts after the fixed period. Since the block during auto-erasure or the address during auto-programming is forcibly stopped, the normal value may not be read. After the flash memory restarts, execute auto-erasure again and ensure it completes normally. The watchdog timer does not stop during the command operation, so interrupt requests may be generated. Initialize the watchdog timer regularly using the erase-suspend function.	Not usable during auto-erasure or auto-programming.

FMR21, FMR22: Bits in FMR2 register

^{1.} Do not use a non-maskable interrupt while block 0 is being auto-erased because the fixed vector is allocated in block 0.

31.16.1.3 How to Access

To set one of the following bits to 1, first write 0 and then 1 immediately. Disable interrupts and DTC activation between writing 0 and writing 1.

- The FMR01 bit or FMR02 bit in the FMR0 register
- The FMR13 bit in the FMR1 register
- The FMR20 bit, FMR22 bit, or FMR 27 bit in the FMR2 register

To set one of the following bits to 0, first write 1 and then 0 immediately. Disable interrupts and DTC activation between writing 1 and writing 0.

• The FMR14 bit, FMR15 bit, FMR16 bit, or FMR17 bit in the FMR1 register

31.16.1.4 Rewriting User ROM Area

In EW0 mode, if the supply voltage drops while rewriting any block in which a rewrite control program is stored, it may not be possible to rewrite the flash memory because the rewrite control program cannot be rewritten correctly. In this case, use standard serial I/O mode.

31.16.1.5 Programming

Do not write additions to the already programmed address.

31.16.1.6 Entering Stop Mode or Wait Mode

Do not enter stop mode or wait mode during erase-suspend.

If the FST7 bit in the FST register is set to 0 (busy (during programming or erasure execution), do not enter to stop mode or wait mode.

Do not enter stop mode or wait mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).

31.16.1.7 Programming and Erasure Voltage for Flash Memory

To perform programming and erasure, use VCC = 2.7 to 5.5 V as the supply voltage. Do not perform programming and erasure at less than 2.7 V.

31.16.1.8 Block Blank Check

Do not execute the block blank check command during erase-suspend.

31.16.1.9 Low-Current-Consumption Read Mode

In low-speed clock mode and low-speed on-chip oscillator mode, the current consumption when reading the flash memory can be reduced by setting the FMR27 bit in the FMR2 register to 1 (low-current-consumption read mode enabled).

Low-current-consumption read mode can be used when the CPU clock is set to either of the following:

- The CPU clock is set to the low-speed on-chip oscillator clock divided by 4, 8, or 16.
- The CPU clock is set to the XCIN clock divided by 1 (no division), 2, 4, or 8.

However, do not use low-current-consumption read mode when the frequency of the selected CPU clock is 3 kHz or below. After setting the divide ratio of the CPU clock, set the FMR27 bit to 1 (low-current-consumption read mode enabled).

To reduce the power consumption, refer to **29. Reducing Power Consumption**.

Enter wait mode or stop mode after setting the FMR27 bit to 0 (low-current-consumption read mode disabled). Do not enter wait mode or stop mode while the FMR27 bit is 1 (low-current-consumption read mode enabled).



31.17 Notes on Noise

31.17.1 Inserting a Bypass Capacitor between VCC and VSS Pins as a Countermeasure against Noise and Latch-up

Connect a bypass capacitor (approximately $0.1~\mu F$) using the shortest and thickest wire possible.

31.17.2 Countermeasures against Noise Error of Port Control Registers

During rigorous noise testing or the like, external noise (mainly power supply system noise) can exceed the capacity of the MCU's internal noise control circuitry. In such cases the contents of the port related registers may be changed.

As a firmware countermeasure, it is recommended that the port registers, port direction registers, and pull-up control registers be reset periodically. However, examine the control processing fully before introducing the reset routine as conflicts may be created between the reset routine and interrupt routines.

31.18 Note on Supply Voltage Fluctuation

After reset is deasserted, the supply voltage applied to the VCC pin must meet either or both the allowable ripple voltage Vr (vcc) or ripple voltage falling gradient dVr (vcc)/dt shown in Figure 31.3.




Figure 31.3 Definition of ripple voltage

32. Notes on On-Chip Debugger

When using the on-chip debugger to develop and debug programs for the R8C/3NT Group, take note of the following.

- (1) Some of the user flash memory and RAM areas are used by the on-chip debugger. These areas cannot be accessed by the user.
 - Refer to the on-chip debugger manual for which areas are used.
- (2) Do not set the address match interrupt (registers AIER0, AIER1, RMAD0, and RMAD1 and fixed vector tables) in a user system.
- (3) Do not use the BRK instruction in a user system.
- (4) Debugging is available under the condition of supply voltage VCC = 1.8 V to 5.5 V @ 25 °C. Set the supply voltage to 2.7 V or above for rewriting the flash memory.

Connecting and using the on-chip debugger has some special restrictions. Refer to the on-chip debugger manual for details.




33. Notes on Emulator Debugger

Connecting and using the emulator debugger has some special restrictions. Refer to the emulator debugger manual for details.


Appendix 1. Package Dimensions

Underfill is applied to this package. Evaluate its strength under the environment that actual product modules are used.




Appendix 2. Connection Examples between Serial Programmer and On-Chip Debugging Emulator

Appendix Figure 2.1 shows a Connection Example with MF Ten Nine Cable (M3A-0652CBL) and Appendix Figure 2.2 shows a Connection Example with E8a Emulator (R0E00008AKCE00).




Appendix Figure 2.1 Connection Example with MF Ten Nine Cable (M3A-0652CBL)



Appendix Figure 2.2 Connection Example with E8a Emulator (R0E00008AKCE00)

Appendix 3. Example of Oscillation Evaluation Circuit

Appendix Figure 3.1 shows an Example of Oscillation Evaluation Circuit.



Appendix Figure 3.1 Example of Oscillation Evaluation Circuit

Index

[A]	
[A] ADCON0455	[L] LVMR.
ADCON1456	LVMR1
ADi (i = 0 to 7)452	
ADIC160	
ADINSEL454	[M]
ADMOD453	MSTCF
AIERi (i = 0 or 1)177	
	[0]
[C]	OCD
CM0123	OCVRE
CM1124	OFS
CM3125	OFS2 .
CMPA44	
CPSRF	[P]
CSPR194	P1DRR
	P2DRR
[D]	PDi (i =
DRR087	Pi(i = 0)
DRR188	PINSR
DTBLSj (j = 0 to 23)202	PINSR'
DTCCRj (j = 0 to 23)202	PINSR2
DTCCTj (j = 0 to 23)202	PM0 PM1
DTCENi (i = 0 to 6)	PIVIT PRCR
DTCTL	PUR0 .
DTDARj (j = 0 to 23)	PUR1 .
DTRLDj (j = 0 to 23)	
DTSARj (j = 0 to 23)203	
	[R]
[F]	RMADi RSTFR
FMR0507	KSIFK
FMR1510	
FMR2	[S]
FMRDYIC	S0RIC
FRA0	S0TIC
FRA2	S1RIC
FRA3130	S1TIC
FRA4	S2RIC
FRA5130	S2TIC
FRA6130	SARi (i SCHCF
FRA7127	SCSCS
FST505	SCTCR
	SCTCR
[1]	SCTCR
ICiCR1 (i = 0 to 3)417	SCTCR
ICiCR2 (i = 0 to 3)	SCUCH
ICiDRR (i = 0 to 3)416	SCUCF
ICiDRS (i = 0 to 3)422	SCUDA
ICiDRT (i = 0 to 3)416	SCUDE
ICiIER (i = 0 to 3)420	SCUFR
ICiMR (i = 0 to 3)419	SCUIC
ICiSR (i = 0 to 3)	SCUMF SCUPR
INTEN	SCUSC
INTEN1	SCUST
INTF	SSiBR
INTF1	SSiCRI
INTilC (i = 0 to 4)162 INTSR82, 170	SSiCRL
02, 170	SSiER
	SSiMR
[K]	SSiMR
KIEN	SSIRDE
KUPIC160	SSiSR

[L]	
[-]	
LVMR	
LVMR1	81
[M]	
	00 070 444
MSTCR26	52, 379, 411
[0]	
OCD	127
OCVREFCR	
OFS32, 51, 18	38, 195, 503
OFS2	33 180 106
O1 02	33, 103, 130
ID1	
[P]	
P1DRR	86
P2DRR	86
PDi (i = 0 to 4, 6)	
Pi (i = 0 to 4, 6)	75
PINSR	
	, - , -
PINSR1	
PINSR2	380, 415
PM0	31
PM1	
PRCR	153
PUR0	85
PUR1	
FUR1	00
[R]	
RMADi (i = 0 or 1)	177
RSTFR	31
[\$]	
[S] SORIC	160
SORIC	
SORIC	160
SORIC	160
S0RIC S0TIC S1RIC	160 160
S0RIC	160 160 160
S0RIC	160 160 160
SORIC	160 160 160 160
SORIC	160 160 160 160
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3)	160 160 160 160 160
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR SCUFR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDAR SCUDBR SCUFR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDAR SCUDBR SCUFR SCUFR SCUIC SCUMR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDAR SCUDBR SCUFR	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDAR SCUDBR SCUFR SCUFR SCURC	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR SCUDBR SCUFR SCUFR SCURC	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR SCUDBR SCUFR SCUFR SCUFR SCURC S	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR SCUDBR SCUFR SCUFR SCUFR SCURC S	
SORIC SOTIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR SCUDBR SCUPRC SCURC SSIBR (i = 0 to 3)	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR SCUDBR SCUPRC SCURC	
SORIC SOTIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR SCUDBR SCUPRC SCURO SCURC	
SORIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUDAR SCUDBR SCUDBR SCUPRC SCURC	
SORIC SOTIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUBAR SCUBBR SCUBR SC	
SORIC SOTIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUBAR SCUBBR SCUBR SCUBR SCUBR SCUFR SCURO SCUBR SCUCR SC	
SORIC SOTIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUBAR SCUBBR SCUBR SCUBR SCUBR SCUPRC SCURO SCUBR SCURO SCURC S	
SORIC SOTIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUBR SCUBR SCUPRC SCUBR SCUPRC SCURR SC	
SORIC SOTIC SOTIC S1RIC S1TIC S2RIC S2TIC SARi (i = 0 to 3) SCHCR SCSCSR SCTCR0 SCTCR1 SCTCR2 SCTCR3 SCUCHC SCUCR0 SCUBAR SCUBBR SCUBR SCUBR SCUBR SCUPRC SCURO SCUBR SCURO SCURC S	

SSiTDR (i = 0 to 3)	
SSiTRSR (i = 0 to 3)	
SSUilC/IICilC (i = 0 to 3)	
SSUIICSR	81, 380, 41
[T]	
TIMSR	78 316 32
TRA	
TRACR	
TRAIC	
TRAIOC	-, -, -, -, -
TRAMR	
TRAPRE	
TRASR	· · · · · · · · · · · · · · · · · · ·
TRBCR	
TRBIC	
TRBIOC	
TRBMR	
TRBOCR	
TRBPR	
TRBPRE	
TRBRCSR	
TRBSC	
TRC	26
TRCADCR	
TRCCR1	264, 285, 294, 30
TRCCR2	268, 288, 295, 30
TRCDF	268, 30
TRCGRA	26
TRCGRB	26
TRCGRC	26
TRCGRD	26
TRCIC	16
TRCIER	26
TRCIOR0	266, 280, 28
TRCIOR1	266, 281, 28
TRCMR	26
TRCOER	26
TRCPSR0	
TRCPSR1	
TRCSR	26
TRECR1	314, 32
TRECR2	315, 32
TRECSR	316, 32
TREHR	31
TREIC	16
TREMIN	312, 32
TRESEC	
TREWK	
TSIER0	
[U]	
U0SR	
U1SR	
U2BRG	
U2C0	35
U2C1	
U2MR	
U2RB	35
U2SR0	80, 35
U2SR1	80, 35
U2TB	· · · · · · · · · · · · · · · · · · ·
UiBRG (i = 0 or 1)	32
UiC0 (i = 0 or 1)	
UiC1 (i = 0 or 1)	

UiMR (i = 0 or 1)	329
UiRB (i = 0 or 1)	
UiTB (i = 0 or 1)	330
URXDF	
[V]	
VCA1	45
VCA2	
VCAC	45
VCMP1IC	
VCMP2IC	
VD1LS	
VLT0	
VLT1	89
VW0C	48
VW1C	
VW2C	50
[W]	
WDTC	194
WDTR	
WDTS	193

REVISION	HISTORY
----------	----------------

R8C/3NT Group User's Manual: Hardware

Rev. Date			Description
Rev.	Date	Page	Summary
0.10	Oct 29, 2010	_	First Edition issued
0.11	Dec 28, 2010	1	1.1 "A sensor control unit is capacitive touch electrode." added
		3	Table 1.2 "Operating Frequency/Supply Voltage" revised
		58	7. "P4_3 and P4_4 can be circuit is not used." added
		63	Figure 7.4 "P1_6" revised
		91	Table 7.6 "U1MR" revised
		92	Table 7.7 "U1SR1" revised
		93	Table 7.9 revised
		99	Table 7.24 Note 5 and Table 7.25 Notes 4 and 5 revised
		100	Table 7.26 Notes 4 and 5 revised
		101	Table 7.29 and Table 7.31 Note 3 revised
		102	Table 7.32 Note 5 and 8 revised
		105	Table 7.35 revised
		110	Table 7.44 Note 6 revised
		160, 161	11.2.1 and 11.2.2 "register" and "address" revised
		164	11.3.4 Note 2 revised
		178, 179	11.7 revised
		211	Figure 15.5 revised
		327	Figure 21.1 revised
		331	21.2.4 Note 2 added
		376	23. "02333h" → "0233h", Table 23.1 "SSUiMS" → "SSUMS"
		377	Table 24.1 Multimaster error detection: "SSUiMS" → "SSUMS"
		392	Table 24.4 "SiSER" → "SSiER"
		396	24.4.3 "SSiDR" → "SSiRDR"
		398	24.4.3.1 revised
		404	24.5.3 "outputs" → "inputs"
		440	25.5.3 "falls" → "rises"
		476	27.2.2 Note added
		546	Table 30.3 revised
		552,	Tables 30.13 to 30.32 revised
		556 to 568	
		594	32. (4) "VCC = TBD @ 25 °C" \rightarrow "VCC = 1.8 V to 5.5 V @ 25 °C"
1.00	Jan 25, 2011	All	"PRELIMINARY" and "Under development" deleted
		3	Table 1.2 "Current consumption" and "Package" revised
		4	Table 1.3 revised
		20	Table 4.7 "LVMR" → "LVMR1"

R8C/3NT Group User's Manual: Hardware

Publication Date: Rev.0.10

Oct 29, 2010 Jan 25, 2011 Rev.1.00

Published by: Renesas Electronics Corporation



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd.
11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

R8C/3NT Group

