

# PIC16(L)F1704/1708

# PIC16(L)F1704/1708 Family Silicon Errata and Data Sheet Clarification

The PIC16(L)F1704/1708 family devices that you have received conform functionally to the current Device Data Sheet (DS40001715**D**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC16(L)F1704/1708 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (A6).

Data Sheet clarifications and corrections start on page 5, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB<sup>®</sup> IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- 1. Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
  - a) For MPLAB IDE 8, select <u>Programmer ></u> <u>Reconnect</u>.
  - b) For MPLAB X IDE, select <u>Window ></u> <u>Dashboard</u> and click the Refresh Debug Tool Status icon ( ).
- 5. Depending on the development tool used, the part number *and* Device Revision ID value appear in the **Output** window.

The DEVREV values for the various PIC16(L)F1704/ 1708 silicon revisions are shown in Table 1.

Part Number	Device ID <sup>(1)</sup>	Revision ID (Silicon Revision) <sup>(2)</sup>				
	Device ID.	A4	A5	A6		
PIC16F1704	3043h	2004h	2005h	2006h		
PIC16LF1704	3045h	2004h	2005h	2006h		
PIC16F1708	3042h	2004h	2005h	2006h		
PIC16LF1708	3044h	2004h	2005h	2006h		

TABLE 1: SILICON DEVREV VALUES

**Note 1:** The Revision ID and Device ID are located in the Configuration memory at addresses 8005h and 8006h, respectively.

2: Refer to the "PIC16(L)F170X Memory Programming Specification" (DS40001683) for detailed information on Device and Revision IDs for your specific device.

Note: If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

		Item		Affected Revision <sup>(1)</sup>		
Module	Feature	Numbe r	Issue Summary	A4	A5	A6
COG	Full-Bridge Mode	1.1	Shoot-through current.	Х		
COG	Blanking	1.2	Blanking may fail to release.	Х	Х	
Power-down Mode	Sleep Current	2.1	PIC16(L)F1704 Sleep current higher at cold.	Х		
Comparator	Low-Power Mode	3.1	Unexpected Low-Power mode performance.	Х	Х	Х
EUSART	Transmit	4.1	Duplicate Transmission.	Х	Х	
Master Synchro- nous Serial Port (MSSP)	SPI Slave Mode	5.1	Slave select release during Sleep corrupts data.	X	Х	
Master Synchro- nous Serial Port (MSSP)	SPI Slave Mode	5.2	Receive data lost when Slave select enable occurs just before Sleep execution.	Х	Х	
Master Synchro- nous Serial Port (MSSP)	SPI Slave Mode	5.3	WCOL improperly set in Sleep.	Х	Х	

### TABLE 2: SILICON ISSUE SUMMARY

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

### Silicon Errata Issues

**Note:** This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (**A6**).

### 1. Module: COG

#### 1.1 Full-Bridge Mode

When operating with a non-zero duty cycle in Full-Bridge mode and the direction is switched from forward to reverse, then it is possible for both the high-side and low-side drivers to be conducting current simultaneously, thereby causing shoot-through current.

#### Work around

Prior to switching to reverse, set the duty cycle to zero for a minimum of one period.

#### Affected Silicon Revisions

A4	A5	A6			
Х					

#### 1.2 Input Blanking May Not Release

When level mode input sensitivity is selected, input blanking is not zero, and a rising event occurs simultaneously with a falling event, then the blanking circuit that inhibits falling events will remain in the blanking state and the COG output will remain in the active state until a shutdown event or COG module Reset.

#### Work around

Use edge sensitivity or set blanking times to zero.

#### Affected Silicon Revisions

A4	A5	A6			
Х	Х				

#### 2. Module: Power-down Mode

#### 2.1 Sleep Current

On the PIC16(L)F1704 device the Sleep currents may increase at temperatures below -20°C.

#### Work around

Enable the global weak pull-up bit (WPUEN) in the OPTION register (OPTION\_REG) and disable the weak pull-ups that are not needed in the WPUA and WPUC registers.

### Affected Silicon Revisions

A4	A5	A6			
Х					

#### 3. Module: Comparator

#### 3.1 Low-Power Mode

Unexpected performance may result when operating the comparator in Low-Power, Low-Speed mode (CxSP = 0).

#### Work around

Use the comparator in High-Speed, High-Power mode (CxSP = 1).

#### Affected Silicon Revisions

A4	A5	A6			
Х	Х	Х			

#### 4. Module: EUSART

#### 4.1 Duplicate Transmission

Under certain conditions, a byte written to the TXREG register can be transmitted twice. This happens when a byte is written to TXREG just as the TSR register becomes empty. This new byte is immediately transferred to the TSR register, but also remains in the TXREG register until the completion of the current instruction cycle. If the new byte in the TSR register is transmitted before this instruction cycle has completed, the duplicate in the TXREG register will subsequently be transferred to the TSR register on the following instruction clock cycle and transmitted.

#### Work around

When transmitting bytes, it is common practice to check the TXIF bit before writing to the TXREG register. To avoid the issue of duplicate bytes being transmitted, a NOP should be placed before the write to the TXREG register. This changes the timing so that the issue does not occur.

#### Affected Silicon Revisions

A4	A5	A6			
Х	Х				

# 5. Module: Master Synchronous Serial Port (MSSP)

#### 5.1 SPI Slave Data Corruption During Sleep

When the MSSP module is configured in SPI Slave mode with SS pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI master releases the SS line (SS goes high) before the device wakes from Sleep and updates SSPBUF, the received data will be lost.

#### Work around

**Method 1**: The SPI master must wait a minimum of parameter SP83 (1.5TCY + 40nS) after the last SCK edge AND the additional wake-up time from Sleep (device dependent) before releasing the SS line.

**Method 2**: If both the Master and Slave devices have an available pin, once the Slave has completed the transaction and BF or SSPIF is set, the slave could toggle an output to inform the Master that the transaction is complete and that it is safe to release the SS line.

#### Affected Silicon Revisions

A4	A5	A6			
Х	Х				

# 5.2 SPI Slave Data Lost Before Sleep Execution

When the MSSP module is configured in SPI Slave mode with SS pin control enabled (SSPM = 0100) and the device is in Sleep mode during SPI activity, if the SPI Master enables SS (SS goes low) within 1 TCY before Sleep is executed, the data written into the SSPBUF by the slave for transmission will remain in the SSPBUF. and the byte received by the slave will be completely discarded. The MSb of the data byte that is currently loaded into SSPBUF will be transmitted on each of the eight SCK clocks, resulting in either a 0x00 or 0xFF to be incorrectly transmitted. This issue typically occurs when the device wakes up from Sleep to process data and immediately goes back to Sleep during the next transmission.

#### Work around

The SPI Slave must wait a minimum of 2.25 \* TCY from the time the SS line becomes active (SS goes low) before executing the Sleep command.

#### Affected Silicon Revisions

A4	A5	A6			
Х	Х				

#### 5.3 WCOL Bit Improperly Set During Sleep

When the MSSP module is configured with either of the Slave modes listed below and Sleep is executed during transmission, the WCOL bit is erroneously set. Although the WCOL bit is set, it does not cause a break in transmission or reception.

<u>Mode 1</u>: SPI Slave mode with SS disabled (SSPM = 0101) and CKE = 0.

<u>Mode 2</u>: SPI Slave mode with SS enabled (SSPM = 0100) and SS in not set and then cleared before each consecutive transmission. This typically occurs during multiple byte transmissions in which the Master does not release the SS line until all transmission has completed.

#### Work around

**Method 1:** The WCOL bit can be ignored since the issue does not interfere with MSSP hardware.

**Method 2:** Clear the SSPEN after each transaction, then set SSPEN before the next transaction.

#### Affected Silicon Revisions

A4	A5	A6			
Х	Х				

# **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40001715**D**):

Note:	Corrections are shown in <b>bold</b> . Where
	possible, the original bold text formatting
	has been removed for clarity.

None.

# PIC16(L)F1704/1708

# APPENDIX A: DOCUMENT REVISION HISTORY

# Rev A Document (08/2013)

Initial release of this document.

# Rev B Document (11/2013)

Added Modules 1.1, 2.1 and 3.1; Other minor corrections.

## Rev C Document (01/2014)

Updates for silicon revision A5.

## Rev D Document (04/2015)

Added Modules 1.2, 4 and 5.

# Rev E Document (04/2016)

Added silicon revision A6.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEEL00® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC32 logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, ETHERSYNCH, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and QUIET-WIRE are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, RightTouch logo, REAL ICE, Ripple Blocker, Serial Quad I/O, SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2016, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-0501-6



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

**Canada - Toronto** Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway

Harbour City, Kowloon Hong Kong Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

**China - Hangzhou** Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

**China - Hong Kong SAR** Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

# ASIA/PACIFIC

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

07/14/15