# MIC22601



# 4 MHz, 6A Integrated Switch Synchronous Buck Regulator

# **General Description**

The Micrel MIC22601 is a high efficiency 6A Integrated switch synchronous buck (step-down) regulator. The MIC22601 is optimized for highest efficiency (greater than 90%), while still switching at 4MHz over a broad load range with only 0.22µH inductor and down to 22µF output capacitor. The ultra-high speed control loop keeps the output voltage within regulation even under extreme transient load swings commonly found in FPGAs and low voltage ASICs. The output voltage can be adjusted down to 0.7V to address all low voltage power needs. A full range of sequencing and tracking options is available with the MIC22601. The enable/delay pin, combined with the power good PG/POR pin, allows multiple outputs to be sequenced in any way during turn on and turn off. The RC (Ramp Control™) pin allows the device to be connected to another product in the MIC22xxx and/or MIC68xxx family, to keep the output voltages within a certain  $\Delta V$  on start up. The MIC22601 is available in a 24-pin 4mm x 4mm MLF® package with a junction operating temperature range from -40°C to +125°C.

Data sheets and support documentation can be found on Micrel's web site at: www.micrel.com.


#### **Features**


- Input voltage range: 2.6V to 5.5V
- 4MHz PWM frequency
- Adjustable output voltage option down to 0.7V
- Output current to 6A
- Small Passive components: 0.22μH and 22μF
- · Full sequence and tracking ability
- Power On Reset/Power Good
- · Ultra fast transient response
  - Easy RC compensation
- 100% maximum duty cycle
- Fully integrated MOSFET switches
- Micro power shutdown
- Thermal shutdown and current limit protection
- 24-pin 4mmx4mm MLF® package
- -40°C to +125°C junction temperature range

# **Applications**

- · High power density point of load conversion
- Servers and routers
- Blu-ray/DVD players and recorders
- · Computer peripherals
- Base stations
- FPGA, DSP and low voltage ASIC power

# **Typical Application**








Figure 1. Typical Application Circuit, 6A 4MHz Synchronous Output Converter

Sequencing & Tracking

Ramp Control is a trademark of Micrel, Inc.

MLF and MicroLeadFrame are registered trademarks of Amkor Technology, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com


May 2009 M9999-050509-A

# **Ordering Information**

Part Number	Voltage	Junction Temp. Range	Package	Lead Finish
MIC22601YML	Adj.	–40° to +125°C	24-Pin 4x4 MLF®	Pb-Free

Note: MLF® is a GREEN RoHS compliant package. Lead finish is NiPdAu. Mold compound is Halogen Free.

# **Pin Configuration**



24-Pin 4mm x 4mm MLF® (ML)

# **Pin Description**

Pin Number	Pin Name	Pin Name			
1, 6, 13, 18	PVIN	Power Supply Voltage (Input): Requires bypass capacitor to GND.			
17	SVIN	Signal Power Supply Voltage (Input): Requires bypass capacitor-to-GND.			
2	EN	Enable/Delay (Input): This pin has a 1.24V band gap reference. When the pin is pulled higher than this the part will start up. Below this voltage the device is in its low quiescent current mode. The pin has a $1\mu A$ current source charging it to VIN. By adding a capacitor to this pin a delay may easily be generated. The enable function will not operate with an input voltage lower than the min specified.			
4	RC	Ramp Control: A capacitor-to-ground from this pin determines the slew rate of the output voltage during start-up. This can be used for tracking capability as well as soft start.			
14	FB	Feedback: Input to the error amplifier, connect to the external resistor divider network to set the output voltage.			
15	COMP	Compensation pin (Input): Place a RC-to-GND to compensate the device, refer to the applications section.			
5	POR/PG	Power On Reset (Output): Open-drain output device indicates when the output is out of regulation and is active after the delay set by the delay pin. High when the Power is Good			
7, 12, 19, 24	PGND	Power Ground (Signal): Ground			
16	SGND	Signal Ground (Signal): Ground			
3	DELAY	Delay (Input): Add a capacitor to set the delay from FB reaching 90% nominal to POR asserting high.			
8, 9, 10, 11, 20, 21, 22, 23	SW	Switch (Output): Internal power MOSFET output switches.			
EP	GND	Exposed Pad (Power): Must make a full connection to a GND plane for full output power to be realized.			

# Absolute Maximum Ratings<sup>(1)</sup>

### 

# Operating Ratings<sup>(2)</sup>

Supply Voltage (V <sub>IN</sub> )	2.6V to 5.5V
Junction Temperature (T <sub>J</sub> )	$-40^{\circ}$ C $\leq T_{J} \leq +125^{\circ}$ C
Thermal Resistance	
4mm x 4mm MLF-24 (θ <sub>JC</sub> )	14°C/W
4mm x 4mm MLF-24 (θ <sub>JA</sub> )	40°C/W

# Electrical Characteristics<sup>(4)</sup>


 $T_A = 25^{\circ}\text{C}$  with  $V_{IN} = V_{EN} = 3.3\text{V}$ ;  $V_{OUT} = 1.8\text{V}$ , unless otherwise specified. **Bold** values indicate  $-40^{\circ}\text{C} \le T_J \le +125^{\circ}\text{C}$ .


Parameter	Condition	Min	Тур	Max	Units
Supply Voltage Range		2.6		5.5	V
Under-Voltage Lockout Threshold	(turn-on)	2.4	2.5	2.6	V
UVLO Hysteresis			280		mV
Quiescent Current, PWM Mode	V <sub>EN</sub> =>1.34V; V <sub>FB</sub> = 0.9V (not switching)		850	1300	μΑ
Shutdown Current	V <sub>EN</sub> = 0V		5	10	μΑ
[Adjustable] Feedback Voltage	± 2% (over temperature)	0.686		0.714	V
FB Pin Input Current			1		nA
Current Limit	$V_{FB} = 0.9 V_{NOM}$	6	10	14	Α
Output Voltage Line Regulation	V <sub>OUT</sub> 1.8V; V <sub>IN</sub> = 2.6 to 5.5V, I <sub>LOAD</sub> = 100mA		0.2		%
Output Voltage Load Regulation	100mA < I <sub>LOAD</sub> < 6000mA, Vin = 3.3V		0.2		%
Maximum Duty Cycle	$V_{FB} \leq 0.5V$	100			%
Switch ON-Resistance PFET	I <sub>SW</sub> = 1000mA; V <sub>FB</sub> =0.5V		0.03		Ω
Switch ON-Resistance NFET	I <sub>SW</sub> = -1000mA; V <sub>FB</sub> =0.9V		0.025		Ω
Oscillator Frequency 22601		3.2	4	4.8	MHz
EN/DLY Threshold Voltage		1.14	1.24	1.34	V
EN/DLY Source Current	V <sub>IN</sub> = 2.6 to V <sub>IN</sub> = 5.5V	0.7	1	1.3	μΑ
RC Pin I <sub>RAMP</sub>	Ramp Control Current	0.7	1	1.3	μΑ
Power On Reset I <sub>PG(LEAK)</sub>	V <sub>PORH</sub> = 5.5V; POR = High			1 2	μA μA
Power On Reset V <sub>PG(LO)</sub>	Output Logic-Low Voltage (undervoltage condition), I <sub>POR</sub> = 5mA		130		mV
Power On Reset V <sub>PG</sub>	Threshold, % of V <sub>OUT</sub> below nominal	7.5	10	12.5	%
	Hysteresis		2		%
Over-Temperature Shutdown			160		°C
Over-Temperature Shutdown Hysteresis			20		°C


#### Notes:


- 1. Exceeding the absolute maximum rating may damage the device.
- 2. The device is not guaranteed to function outside its operating rating.
- 3. Devices are ESD sensitive. Handling precautions recommended.
- 4. Specification for packaged product only.


# **Typical Characteristics**





































# **Typical Characteristics (continued)**

















### **Functional Characteristics**





# **Typical Circuits and Waveforms**





**Sequencing Circuit and Waveform** 





**Tracking Circuit and Waveform** 

# **Functional Diagram**




Figure 2. IC Block Diagram

# **Functional Description**

#### **PVIN**

PVIN is the input supply to the internal  $30m\Omega$  P Channel Power MOSFET. This should be connected externally to the SV<sub>IN</sub> pin. The supply voltage range is from 2.6V to 5.5V. A  $10\mu$ F ceramic is recommended for bypassing each PV<sub>IN</sub> supply.

#### **EN/DLY**

This pin is internally fed with a  $1\mu A$  current source to  $V_{IN}$ . A delayed turn on is implemented by adding a capacitor to this pin. The delay is proportional to the capacitor value. The internal circuits are held off until EN/DLY reaches the enable threshold of 1.24V.

#### RC

RC allows the slew rate of the output voltage to be programmed by the addition of a capacitor from RC-to-ground. RC is internally fed with a  $1\mu A$  current source and  $V_{OUT}$  slew rate is proportional to the capacitor and the  $1\mu A$  source.

### Delay

Adding a capacitor to this pin allows the delay of the POR signal.

When  $V_{OUT}$  reaches 90% of its nominal voltage, the Delay pin current source (1µA) starts to charge the external capacitor. At 1.24V, POR is asserted high.

#### Comp

The MIC22601 uses an internal compensation network containing a fixed frequency zero (phase lead response) and pole (phase lag response) which allows the external compensation network to be much simplified for stability. The addition of a single capacitor and resistor will add the necessary pole and zero for voltage mode loop stability when using low value, low ESR ceramic capacitors.

#### FB

The feedback pin provides a control path to control the output. A resistor divider connecting the feedback to the output is used to adjust the desired output voltage. Refer to the feedback section in the "Applications Information" for more detail.

#### **POR**

This is an open drain output. A 47k resistor can be used for a pull up to this pin. POR is asserted high when output voltage reaches 90% of nominal set voltage and after the delay set by  $C_{\text{DELAY}}$ . POR is asserted low without delay when enable is set low or when the output goes below the -10% threshold. For a Power Good (PG) function, the delay can be set to a minimum. This can be done by removing the Delay capacitor.

#### SW

This is the connection to the source of the internal P-Channel MOSFET and drain of the N-Channel MOSFET. This is a high frequency high power connection; therefore traces should be kept as short and as wide as practical. In order to achieve the highest efficiency and reduce internal losses, connect a Schottky diode directly from this pin-to-ground as close to the package as possible.

#### **SGND**

Internal signal ground for all low power sections.

#### **PGND**

Internal ground connection to the source of the internal N-Channel MOSFETs.

# **Application Information**

The MIC22601 is a 6A Synchronous step down regulator IC with a fixed 4MHz, voltage mode PWM control scheme. The other features include tracking and sequencing control for controlling multiple output power systems. Power-on-reset and easy RC compensation are other features as well.

# **Component selection**

#### **Input Capacitor**

A minimum  $10\mu F$  ceramic is recommended on each of the  $PV_{IN}$  pins for bypassing. X5R or X7R dielectrics are recommended for the input capacitor. Y5V dielectrics, aside from losing most of their capacitance over temperature, they also become resistive at high frequencies. This reduces their ability to filter out high frequency noise.

#### **Output Capacitor**

The MIC22601 was designed specifically for the use of ceramic output capacitors.  $47\mu F$  can be increased to improve transient performance. Since the MIC22601 is voltage mode, the control loop relies on the inductor and output capacitor for compensation. For this reason, do not use excessively large output capacitors. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from the undesirable effect of their wide variation in capacitance over temperature, become resistive at high frequencies. Using Y5V or Z5U capacitors can cause instability in the MIC22601.

#### **Inductor Selection**

Inductor selection will be determined by the following (not necessarily in the order of importance):

- Inductance
- Rated current value
- Size requirements
- DC resistance (DCR)

The MIC22601 is designed for use with a  $0.22\mu H$  to  $4.7\mu H$  inductor.

Maximum current ratings of the inductor are generally given in two methods: permissible DC current and saturation current. Permissible DC current can be rated either for a 40°C temperature rise or a 10% loss in inductance. Ensure the inductor selected can handle the maximum operating current. When saturation current is specified, make sure that there is enough margin that the peak current will not saturate the inductor. The ripple can add as much as 1A to the output current level. The RMS rating should be chosen to be equal or greater than the Current Limit of the MIC22601 to prevent overheating in a fault condition. For best electrical

performance, the inductor should be placed very close to the SW nodes of the IC. For this reason, the heat of the inductor is somewhat coupled to the IC, which offers some level of protection if the inductor gets too hot. It is important to test all operating limits before settling on the final inductor choice.

The size requirements refer to the area and height requirements that are necessary to fit a particular design. Please refer to the inductor dimensions on their datasheet.

DC resistance is also important. While DCR is inversely proportional to size, DCR can represent a significant efficiency loss. Refer to the "Efficiency Considerations" below for a more detailed description.

### **Enable/DLY Capacitor**

Enable/DLY sources 1uA out of the IC to allow a startup delay to be implemented. The delay time is simply the time it takes 1uA to charge  $C_{DLY}$  to 1.24V. Therefore:

$$T_{DLY} = \frac{1.24 \cdot C_{DLY}}{1 \cdot 10^{-6}}$$

### **Efficiency considerations**

Efficiency is defined as the amount of useful output power, divided by the amount of power consumed.

Efficiency % = 
$$\left(\frac{V_{OUT} \times I_{OUT}}{V_{IN} \times I_{IN}}\right) \times 100$$

Maintaining high efficiency serves two purposes. It reduces power dissipation in the power supply, reducing the need for heat sinks and thermal design considerations and it reduces consumption of current for battery powered applications. Reduced current draw from a battery increases the devices operating time, critical in hand held devices.

There are mainly two loss terms in switching converters: Static losses and switching losses. Static losses are simply the power losses due to V.I (during flywheel diode conduction time) or  $I^2R$  (during MOSFET conduction time). For example, power is dissipated in the high side switch during the on cycle. Power loss is equal to the high side MOSFET RDS $_{\rm (ON)}$  multiplied by the RMS Switch Current squared ( $I_{\rm SW}^2$ ). During the off cycle, the low side N-Channel MOSFET conducts, also dissipating power. Similarly, the inductor's DCR and capacitor's ESR also contribute to the  $I^2R$  losses. Device operating current also reduces efficiency by the product of the quiescent (operating) current and the supply voltage. The current required to drive the gates on and off at a constant 4Mhz frequency and the switching transitions make up the switching losses.

Although one is not required, a Schottky diode rated for 2A continuous current, connected between SW and GND can add up to 5% to efficiency. This is achieved by preventing forward biasing of the internal MOSFET body

diodes between switching transitions. The MOSFET body diode is less efficient for these short current pulses. Figure 3 shows an efficiency curve. The non-shaded portion, from 0A to 1A, efficiency losses are dominated by quiescent current losses, gate drive and transition losses. In this case, lower supply voltages yield greater efficiency in that they require less current to drive the MOSFETs and have reduced input power consumption.




Figure 3. Efficiency Curve

The dashed region, 1A to 6A, efficiency loss is dominated by MOSFET RDS $_{(ON)}$  and inductor DC losses. Higher input supply voltages will increase the Gate-to-Source threshold on the internal MOSFETs, reducing the internal RDS $_{(ON)}$ . This improves efficiency by reducing DC losses in the device. All but the inductor losses are inherent to the device. In which case, inductor selection becomes increasingly critical in efficiency calculations. As the inductors are reduced in size, the DC resistance (DCR) can become quite significant. The DCR losses can be calculated as follows;

$$L_{PD} = I_{OUT}^2 \times DCR$$

From that, the loss in efficiency due to inductor resistance can be calculated as follows:

Efficiency Loss = 
$$\left[ 1 - \left( \frac{V_{OUT} \cdot I_{OUT}}{(V_{OUT} \cdot I_{OUT}) + L_{PD}} \right) \right] \times 100$$

Efficiency loss due to DCR is minimal at light loads and gains significance as the load is increased. Inductor selection becomes a trade-off between efficiency and size in this case.

Alternatively, under lighter loads, the ripple current due to the inductance becomes a significant factor. When light load efficiencies become more critical, a larger inductor value maybe desired. Larger inductances reduce the peak-to-peak inductor ripple current, which minimize losses.

### Compensation

The MIC22601 has a combination of internal and external stability compensation to simplify the circuit for small, high efficiency designs. In such designs, voltage mode conversion is often the optimum solution. Voltage mode is achieved by creating an internal 4Mhz ramp signal and using the output of the error amplifier to modulate the pulse width of the switch node, maintaining output voltage regulation. With a typical gain bandwidth of 100-200 kHz, the MIC22601 is capable of extremely fast transient responses.

The MIC22601 is designed to be stable with a typical application using a  $0.22\mu H$  inductor and a  $47\mu F$  ceramic (X5R) output capacitor. These values can be varied dependant on the tradeoff between size, cost and efficiency, keeping the LC natural frequency

( 
$$\frac{1}{2 \cdot \Pi \cdot \sqrt{L \cdot C}}$$
 ) ideally less than 34kHz to ensure stability

can be achieved. The minimum recommended inductor value is  $0.22\mu H$  and minimum recommended output capacitor value is  $22\mu F$ . The tradeoff between changing these values is that with a larger inductor, there is a reduced peak-to-peak current which yields a greater efficiency at lighter loads. A larger output capacitor will improve transient response by providing a larger hold up reservoir of energy to the output.

The integration of one pole-zero pair within the control loop greatly simplifies compensation. The optimum values for  $C_{\text{COMP}}$  (in series with a 20k resistor) are shown below.

C→	22-47µF	47μF- 100μF	100μF- 470μF		
0.22µH	4.7pF	10pF	15pF		
0.47µH	0*-10pF	22pF	33pF		
1µH	0 <sup>†</sup> -15pF	15-22pF	33pF		
2.2µH	15-33pF	33-47pF	100-220pF		
* V <sub>OUT</sub> > 1.2V, <sup>†</sup> V <sub>OUT</sub> > 1V					

#### **Feedback**

The MIC22601 provides a feedback pin to adjust the output voltage to the desired level. This pin connects internally to an error amplifier. The error amplifier then compares the voltage at the feedback to the internal 0.7V reference voltage and adjusts the output voltage to maintain regulation. To calculate the resistor divider network for the desired output is as follows:

$$R2 = \frac{R1}{\left(\frac{V_{OUT}}{V_{REF}} - 1\right)}$$

Where  $V_{REF}$  is 0.7V, R1 is the upper resistor, R2 is the lower resistor and  $V_{OUT}$  is the desired output voltage. A  $10k\Omega$  or lower resistor value from the output to the feedback is recommended since large feedback resistor values increase the impedance at the feedback pin, making the feedback node more susceptible to noise pick-up. A small decoupling capacitor (50pF - 100pF) across the lower resistor (R2) can reduce noise pick-up by providing a low impedance path to the ground.

### **PWM Operation**

The MIC22601 is a voltage mode, pulse width modulation (PWM) controller. By controlling the ratio of on-to-off time, or duty cycle, a regulated DC output voltage is achieved. As load or supply voltage changes, so does the duty cycle to maintain a constant output voltage. In cases where the input supply runs into a dropout condition, the MIC22601 will run at 100% duty cycle.

The MIC22601 provides constant switching at 4MHz with synchronous internal MOSFETs. The internal  $30m\Omega$  MOSFETs include a high-side P-Channel MOSFET from the input supply to the switch pin and an N-Channel MOSFET from the switch pin-to-ground. Since the low-side N-Channel MOSFET provides the current during the off cycle, a freewheeling Schottky diode from the switch node to ground is not required.

PWM control provides fixed frequency operation. By maintaining a constant switching frequency, predictable fundamental and harmonic frequencies are achieved. Other methods of regulation, such as burst and skip modes, have frequency spectrums that change with load that can interfere with sensitive communication equipment.

### Sequencing and tracking

The MIC22601 provides additional pins to provide up/down sequencing and tracking capability for connecting multiple voltage regulators together.

#### Enable/DLY pin

The Enable pin contains a trimmed,  $1\mu A$  current source which can be used with a capacitor to implement a fixed desired delay in some sequenced power systems. The threshold level for power on is 1.24V with a hysteresis of 20mV.

### Delay Pin

The Delay pin also has a  $1\mu A$  trimmed current source and a  $1\mu A$  current sink which acts with an external capacitor to delay the operation of the Power On Reset (POR) output. This can be used also in sequencing outputs in a sequenced system, but with the addition of a conditional delay between supplies; allowing a  $1^{st}$  up, last down power sequence.

After Enable is driven high,  $V_{OUT}$  will start to rise (rate determined by RC capacitor). As the FB voltage goes above 90% of its nominal set voltage, Delay begins to rise as the 1µA source charges the external capacitor. When the threshold of 1.24V is crossed, POR is asserted high and Delay continues to charge to a voltage  $V_{DD}$ . When FB falls below 90% of nominal, POR is asserted low immediately. However, if enable is driven low, POR will fall immediately to the low state and Delay will begin to fall as the external capacitor is discharged by the 1µA current sink. When the threshold of  $V_{DD}$ -1.24V is crossed, Vout will begin to fall at a rate determined by the RC capacitor. As the voltage change in both cases is 1.24V, both rising and falling delays are

matched at 
$$T_{POR} = \frac{1.24 \cdot C_{DELAY}}{1 \cdot 10^{-6}}$$

#### RC pin

The RC pin provides a trimmed 1µA current source/sink similar to the Delay Pin for accurate ramp up (soft start) and ramp down control. This allows the MIC22601 to be used in systems requiring voltage tracking or ratio-metric voltage tracking at startup.

There are two ways of using the RC pin:

- 1. Externally driven from a voltage source
- Externally attached capacitor sets output ramp up/down rate

In the first case, driving RC with a voltage from 0V to  $V_{\text{REF}}$  will program the output voltage between 0% and 100% of the nominal set voltage.

In the second case, the external capacitor sets the ramp up and ramp down rate of the output voltage. The rate is


given by 
$$T_{RAMP} = \frac{0.7 \cdot C_{RC}}{1 \cdot 10^{-6}}$$
 where  $T_{RAMP}$  is the time

from 0% to 100% nominal output voltage.


#### Tracking & Sequencing examples

There 4 distinct variations which are easily implemented using the MIC22601. The 2 Sequencing variations are Delayed and windowed. The 2 tracking variants are ratio metric and Normal. The following diagrams illustrate methods for connecting two MIC22601's to achieve these requirements.


### Sequencing




# **Window Sequencing**




#### **Delay Sequencing**



### Normal Tracking




### **Normal Tracking**




Time (2ms/div)


### Ratio Metric Tracking




### **Ratio Metric Tracking**



An alternative method here shows an example of a  $V_{DDQ}$  &  $V_{TT}$  solution for a DDR memory power supply. Note that POR is taken from VO1 as POR<sub>2</sub> will not go high. This is because, POR is set high when FB > 0.9·Vref. In this example, FB<sub>2</sub> is regulated to  $\frac{1}{2}$ ·V<sub>REF</sub>.





#### **Current limit**

The MIC22601 is protected against overload in two stages. The first is to limit the current in the P-Channel switch; the second is over temperature shutdown.

Current is limited by measuring the current through the high side MOSFET during its power stroke and immediately switching off the driver when the preset limit is exceeded.

The circuit in Figure 4 describes the operation of the current limit circuit. Since the actual RDS $_{\text{ON}}$  of the P-Channel MOSFET varies part-to-part, over temperature and with input voltage, simple I.R voltage detection is not employed. Instead, a smaller copy of the Power MOSFET (Reference FET) is fed with a constant current which is a directly proportional to the factory set current limit. This sets the current limit as a current ratio and thus, is not dependant on the RDS $_{\text{ON}}$  value. Current limit is set to 9A nominal. Variations in the scale factor K between the Power PFET and the reference PFET used to generate the limit threshold account for a relatively small inaccuracy.




Figure 4. Current Limit Detail

#### Thermal considerations

The MIC22601 is packaged in the MLF<sup>®</sup> 4mm x 4mm, a package that has excellent thermal performance equaling that of the larger TSSOP packages. This maximizes heat transfer from the junction to the exposed pad (ePAD) which connects to the ground plane. The size of the ground plane attached to the exposed pad determines the overall thermal resistance from the junction to the ambient air surrounding the printed circuit board. The junction temperature for a given ambient temperature can be calculated using:

$$T_J = T_A + P_D \cdot R\theta_{JA}$$

#### Where

P<sub>DISS</sub> is the power dissipated within the MLF<sup>®</sup> package and is typically 1.8W at 6A load. This has been calculated for a 0.47µH inductor and details can be found in table 1 below for reference.

$V_{IN} \rightarrow V_{OUT}$ @5A $\downarrow$	3	3.5	4	4.5	5
1	1.67	1.71	1.76	1.81	1.85
1.2	1.68	1.72	1.77	1.81	1.86
1.8	1.70	1.74	1.79	1.74	1.84
2.5	1.72	1.76	1.80	1.85	1.89
3.3		1.78	1.82	1.86	1.91

Table 1. Power dissipation (W) for 5A output

- R $\theta_{JA}$  is a combination of junction to case thermal resistance (R $\theta_{JC}$ ) and Case to Ambient thermal resistance (R $\theta_{CA}$ ), since thermal resistance of the solder connection from the ePAD to the PCB is negligible; R $\theta_{CA}$  is the thermal resistance of the ground plane to ambient. So R $\theta_{JA}$  = R $\theta_{JC}$  + R $\theta_{CA}$ .
- T<sub>A</sub> is the Operating Ambient temperature.

#### **Example**

The Evaluation board has 2 copper planes contributing to an  $R\theta_{CA}$  of approximately 25 °C/W. The worst case  $R\theta_{JC}$  of the MLF® 4x4 is 14 °C/W.

$$R\theta_{JA} = R\theta_{JC} + R\theta_{CA}$$


$$R\theta_{JA} = 14 + 25 = 39^{\circ}C/W$$

To calculate the junction temperature for a 50°C ambient:

$$T_J = T_{AMB} + P_{DISS}. R\theta_{JA}$$
  
 $T_J = 50 + (1.8 \times 39)$   
 $T_J = 120 ^{\circ} C$ 

This is below our maximum of 125°C.

# **Schematic**



# **Bill of Materials**

Item	Part Number	Manufacturer	Description	Qty
C2012X5R0J226M		TDK <sup>(1)</sup>		
C1, C2, C3, C4, C5	08056D226MAT	AVX <sup>(2)</sup>	22μF/6.3V, 0805 Ceramic Capacitor	5
0., 00	GRM21BR60J226ME39L	Murata <sup>(3)</sup>		
C6	Open	NA	Open, 0603 Ceramic Capacitor	NA
C7	GRM188R71H103KA01D	Murata <sup>(3)</sup>	10nF, 0603 Ceramic Capacitor	1
C8	VJ0603Y102KXQCW1BC	Vishay <sup>(4)</sup>	1nF, 0603 Ceramic Capacitor	1
C9	C1005COG1H150J	TDK <sup>(1)</sup>	15pF, 0402 Ceramic Capacitor	1
	C3216X5R0J476M	TDK <sup>(1)</sup>		
C10, C11	GRM31CR60J476ME19	Murata <sup>(3)</sup>	47μF/6.3V, 1206 Ceramic Capacitor	2
	GRM31CC80G476ME19L	Murata <sup>(3)</sup>		
C12	VJ0402A101KXQCW1BC	Vishay <sup>(4)</sup>	100pF, 0603 Ceramic Capacitor	1
D1	SS2P2L	Visyay <sup>(4)</sup>	2A 20V/ Schottley Diede	4
וט	DFLS220	Diodes, Inc. (5)	2A, 20V Schottky Diode	ı
L1	IHLP1616ABERR22M01	Vishay <sup>(4)</sup>	0.22µH, 9.5A	1
R1	CRCW06031101FKEYE3	Vishay <sup>(4)</sup>	1.1k, 0603 Resistor	1
R2	CRCW04026980FKEYE3	Vishay <sup>(4)</sup>	698Ω, 0603 Resistor	1
R3	CRCW06034752FKEYE3	Vishay <sup>(4)</sup>	47.5k, 0603 Resistor	1
R4	CRCW04022002FKEYE3	Vishay <sup>(4)</sup>	20k, 0402 Resistor	1
U1	MIC22601YML	Micrel <sup>(6)</sup>	Integrated 6A Synchronous Buck Regulator	1

#### Notes:

1. TDK: www.tdk.com

2. AVX: www.avx.com


3. Murata: www.murata.com

4. Vishay: www.vishay.com


5. Diodes, Inc.: www.diodes.com

6. Micrel: www.micrel.com

# **PCB Layout Recommendation**




rop Accombly



**Top Layer** 

# **Package Information**



### MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this data sheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2009 Micrel, Incorporated.