



24V, 3A, 500kHz, High-Efficiency, Synchronous, Step-Down Converter

The Future of Analog IC Technology

DESCRIPTION

MPQ2325 The is high-frequency, а synchronous, rectified, step-down, switch-mode converter with built-in, internal power MOSFETs. It offers a very compact solution that achieves 3A of continuous output current with excellent load and line regulation over a wide input supply range. The MPQ2325 uses svnchronous mode operation for higher efficiency over the output current load range.

Current mode operation provides a fast transient response and eases loop stabilization.

Full protection features include over-current protection (OCP) and thermal shutdown.

The MPQ2325 requires a minimal number of readily available, standard, external components and is available in a space-saving, 8-pin, TSOT23 package.

FEATURES


- Wide 4.5V to 24V Operating Input Range
- 90m Ω /40m Ω Low R_{DS(ON)} Internal Power MOSFETs
- Low Quiescent Current
- High-Efficiency Synchronous Mode Operation
- Fixed 500kHz Switching Frequency
- Frequency Sync from 200kHz to 2MHz External Clock
- Power-Save Mode at Light Load
- Internal Soft Start
- Power Good Indicator
- Over-Current Protection (OCP) and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in a TSOT23-8 Package

APPLICATIONS

- Notebook Systems and I/O Power
- Digital Set-Top Boxes
- Flat-Panel Televisions and Monitors

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION



www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.



ORDERING INFORMATION


Part Number*	Package	Top Marking
MPQ2325GJ	TSOT23-8	See Below

* For Tape & Reel, add suffix -Z (e.g. MPQ2325GJ-Z)

TOP MARKING

|AKEY

AKE: Product code of MPQ2325GJ Y: Year code



ABSOLUTE MAXIMUM RATINGS (1)

V _{IN}	-0.3V to +28V
V_{SW} 0.3V (-5V < 10ns) to +28V	′ (30V < 10ns)
V _{BST}	+6V
All other pins	0.3V to +6V
Continuous power dissipation (TA	= +25°C) ⁽²⁾
	1.25W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature6	65°C to 150°C

Recommended Operating Conditions

Supply voltage (V _{IN})	4.5 to 24V
Output voltage (Vout)	0.8V to V _{IN} *D _{MAX}
Operating junction temp (T _J)	40°C to +125°C

Thermal Resistance $^{(3)}$ θ_{JA} θ_{JC}

TSOT23-8 100...... 55 ... °C/W

NOTES:

- The absolute maximum is rated under room temperature unless otherwise noted. Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T_J (MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D (MAX) = (T_J (MAX)-T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the device to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_J = 25°C.

Parameter	Symbol	Condition		Min	Тур	Max	Units
			$T_J = 25^{\circ}C$		5.5		
Supply current (shutdown)	I _{IN}	$V_{EN} = 0V$	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$			20	μA
Supply current (quiescent)	lq	$V_{EN} = 2V, V_{FB}$	= 1V	130	180	240	μA
HS switch on resistance	HS _{RDS-ON}	V _{BST-SW} = 5V			90		mΩ
LS switch on resistance	LS _{RDS-ON}	$V_{CC} = 5V$			40		mΩ
Switch leakage	SWLKG	$V_{EN} = 0V, V_{SW}$	= 12V			1	μA
Current limit ⁽⁵⁾	Ісіміт	Duty cycle = 4	0%	4.5	6		Α
Occillator fraguanay	f	V _{FB} = 750mV	$T_J = 25^{\circ}C$	420	500	620	kHz
Oscillator frequency	f _{SW}	$v_{FB} = 75011v$	$T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	380		620	KIIZ
Foldback frequency	f _{FB}	$V_{FB} = 200 \text{mV}$			0.5		f _{SW}
Maximum duty cycle	DMAX	V _{FB} = 750mV		90	95		%
Minimum on time (5)	Ton_min				60		ns
Sync frequency range	f sync			0.2		2	MHz
Foodbook voltago	\/	$T_J = 25^{\circ}C$		779	791	803	m\/
Feedback voltage	Vfb	$T_J = -40^{\circ}C$ to \cdot	+125°C	775		807	mV
Feedback current	I _{FB}	V _{FB} = 820mV			10	50	nA
EN riging throughold		$T_J = 25^{\circ}C$		1.2	1.4	1.6	
EN rising threshold	VEN_RISING	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$		1.1		1.7	V
EN hysteresis	Ven_hys				150		mV
	I _{EN}	$V_{EN} = 2V$	$T_J = 25^{\circ}C$	1.8	2.3	2.8	
			$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$	1.6		3	μA
EN input current		$V_{EN} = 0$	$T_J = 25^{\circ}C$			50	
			T _J = -40°C to +125°C			100	nA
EN turn-off delay	EN _{Td-off}		-	6	10	14	μs
Power good rising threshold					0.9		Vfb
Power good falling threshold	PG _{VTH-LO}				0.85		Vfb
Power good delay	PG _{Td}				40		μs
Power good sink current capability	V_{PG}	Sink 1mA				0.4	V
Power good leakage current	IPG-LEAK					1	μA
VIN under-voltage lockout	INUV Vth	$T_J = 25^{\circ}C$		3.7	3.9	4.1	V
threshold rising		$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$		3.6		4.2	
VIN under-voltage lockout threshold hysteresis	INUVHYS				650		mV
VCC regulator	Vcc	T _J = 25°C		4.65	4.9	5.15	V
	•00	$T_{J} = -40^{\circ}C \text{ to } +125^{\circ}C$		4.6		5.2	
VCC load regulation		$I_{CC} = 5 m A$			1	3	%



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $T_J = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Soft-start period	Tss	$T_J = 25^{\circ}C$	0.8	1.6	2.4	ms
		$T_{\rm J} = -40^{\circ}{\rm C} \text{ to } +125^{\circ}{\rm C}$	0.5		2.7	
Thermal shutdown ⁽⁴⁾				150		°C
Thermal hysteresis ⁽⁴⁾				20		°C

NOTES:


4) Derived from bench characterization.


5) Guaranteed by design.



TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.9µH, T_A = 25°C, unless otherwise noted.








TYPICAL PERFORMANCE CHARACTERISTICS (continued)


 $V_{IN} = 12V$, $V_{OUT} = 3.3V$, L = 4.9 μ H, T_A = 25°C, unless otherwise noted.





TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 12V$, $V_{OUT} = 3.3V$, L = 4.9 μ H, T_A = 25°C, unless otherwise noted.





PIN FUNCTIONS

Package Pin #	Name	Description	
1	PG	Power good output. The output of PG is an open drain. PG is pulled up to VCC by an external resistor when the output voltage exceeds 90% of the normal voltage. There is a 40 μ s delay between the time when FB becomes greater than or equal to 90% and PG rises high.	
2	IN	Supply voltage. IN supplies power for the internal MOSFET and regulator. The MPQ2325 operates from a +4.5V to +24V input rail. IN requires a low ESR and low nductance capacitor (C1) to decouple the input rail. Place the input capacitor very close o IN, and connect it with wide PCB traces and multiple vias.	
3	SW	Switch output. Connect SW to the inductor and bootstrap capacitor. SW is driven up to VIN by the high-side switch during the PWM duty cycle on time. The inductor current drives SW negative during the off time. The on resistance of the low-side switch and the internal body diode fixes the negative voltage. Connect SW using wide PCB traces and multiple vias.	
4	GND	System ground. GND is the reference ground of the regulated output voltage. GND requires special consideration during PCB layout. For best results, connect GND with copper traces and vias.	
5	BST	Bootstrap. A capacitor and a 20Ω resistor connected between SW and BST are required to form a floating supply across the high-side switch driver.	
6	EN/SYNC	Enable/sync. Set EN/SYNC = 1 to enable the MPQ2325. An external clock can be applied to EN/SYNC to change the switching frequency. For automatic start-up, connect EN/SYNC to V_{IN} with a 100k Ω resistor.	
7	VCC	Bias supply. Decouple VCC with a 0.1μ F - 0.22μ F capacitor. The capacitance should not exceed 0.22μ F.	
8	FB	Feedback. An external resistor divider from the output to GND tapped to FB sets the output voltage. To prevent current limit runaway during a short-circuit fault condition, the frequency foldback comparator lowers the oscillator frequency when the FB voltage is below 400mV.	



BLOCK DIAGRAM




Figure 1: Functional Block Diagram





OPERATION

MPQ2325 The is а high-frequency. synchronous, rectified, step-down, switch mode converter with built-in. internal power MOSFETs. The MPQ2325 offers а verv compact solution that achieves 3A of continuous output current with excellent load and line regulation over a wide input supply range.

The MPQ2325 operates in a fixed-frequency, peak-current-control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The integrated high-side power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage (V_{COMP}). When the power switch is off, it remains off until the next clock cycle starts. If the current in the power MOSFET does not reach the COMP-set current value within 95% of one PWM period, the power MOSFET is forced off.

Internal Regulator

Most of the internal circuitries are powered from the 5V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN is greater than 5.0V, the output of the regulator is in full regulation. When VIN is lower than 5.0V, the output decreases. A 0.1μ F ceramic capacitor is required for decoupling.

Error Amplifier (EA)

The error amplifier compares the FB voltage with the internal 0.8V reference (REF) and outputs a COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component count and simplifies the control loop design.

Power Save Mode for Light-Load Condition

The MPQ2325 uses advanced asynchronous modulation (AAM) power-save mode for light load (see Figure 2). Under heavy-load condition, V_{COMP} is higher than V_{AAM} . When the clock goes high, the high-side power MOSFET turns on and remains on until $V_{ILsense}$ reaches the value set by V_{COMP} . The internal clock resets whenever V_{COMP} is higher than V_{AAM} .

Under light-load condition, the value of V_{COMP} is low. When V_{COMP} is less than V_{AAM} , and V_{FB} is less than V_{REF} , V_{COMP} ramps up until it exceeds V_{AAM} . During this time, the internal clock is blocked, so the MPQ2325 skips some pulses for pulse-frequency modulation (PFM) mode and achieves a light-load power save.




Figure 2: Simplified AAM Control Logic

For $V_{IN} = 12V$, $V_{OUT} = 3.3V$, and $L = 4.9\mu$ H, the inductor peak current set internally is about 500mA at light load. The AAM voltage is varied with the duty cycle internally to keep the inductor peak current constant.




Figure 3: AAM Selection for Common Output Voltages (V_{IN} = 4.5V - 24V)

Enable/SYNC Control (EN/SYNC)

EN/SYNC is a digital control pin that turns the regulator on and off. Drive EN/SYNC high to turn on the regulator; drive EN/SYNC low to turn off the regulator. There is an internal $1M\Omega$ resistor from EN/SYNC to GND, so EN/SYNC can be floated to shut down the chip. The EN/SYNC voltage is clamped at around 6.5V by an internal Zener diode. The pull-up resistor connecting V_{IN} and EN/SYNC should be large enough to limit the EN/SYNC input current below 100μ A. Generally, a resistor around $100k\Omega$ should be sufficient for all applications.



The chip can be synchronized to the external clock range from 200kHz up to 2MHz through EN/SYNC about 2ms after the output voltage is set with the internal clock rising edge synchronized to the external clock rising edge. The EN/SYNC synchronized logic high voltage should be higher than 2V. The EN/SYNC synchronized logic low voltage should be lower than 400mV. The EN/SYNC logic high pulse width must be less than 1.6µs; otherwise, the internal clock may turn on the high-side MOSFET. The EN/SYNC logic low pulse width must be less than 6µs; otherwise, the MPQ2325 may enter EN/SYNC shutdown.

Power Good (PG) Indicator

The MPQ2325 has an open-drain pin for power good indication (PG). When FB is higher than 90% of the regulation voltage, PG is pulled up to VCC by an external resistor. If the FB voltage drops down to 85% of the regulation voltage, PG is pulled down to ground by an internal MOSFET.

Under-Voltage Lockout (UVLO)

Under-voltage lockout (UVLO) is implemented to protect the MPQ2325 from operating at an insufficient supply voltage. The MPQ2325 UVLO comparator monitors the output voltage of the internal regulator (VCC). The UVLO rising threshold is about 3.9V, while its falling threshold is a consistent 3.25V.

Internal Soft Start (SS)

Soft start (SS) is implemented to prevent the converter output voltage from overshooting during start-up. When the chip starts up, the internal circuitry generates a soft-start voltage that ramps up from 0V. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the reference voltage of 0.8V. At this point, the reference voltage takes over. The soft-start time is set to around 1.5ms internally.

Over-Current Protection (OCP) and Hiccup

The MPQ2325 uses a cycle-by-cycle overcurrent limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, the output voltage begins dropping until FB is below the under-voltage (UV) threshold, typically 50% below the reference. Once UV is triggered, the MPQ2325 enters hiccup mode to restart the part periodically. This protection mode is especially useful when the output is dead shorted to ground. The average short-circuit current is reduced greatly to alleviate thermal issues and protect the regulator. The MPQ2325 exits hiccup mode once the over-current condition is removed.

Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150°C, the entire chip shuts down. When the temperature is lower than its lower threshold (typically 130°C), the chip is enabled again.

Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by V_{IN} through D1, R5, C5, L1, and C2 (see Figure 4). If V_{IN} - V_{SW} is more than 5V, U1 regulates M1 to maintain a 5V BST voltage across C5.




Figure 4: Internal Bootstrap Charging Circuit

Start-Up and Shutdown

If both V_{IN} and EN/SYNC are higher than their appropriate thresholds, the chip starts up. The reference block starts first, generating a stable reference voltage and current, and then the internal regulator is enabled. The regulator provides a stable supply for the remaining circuitries.

Three events can shut down the chip: EN/SYNC low, $V_{\rm IN}$ low, and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. $V_{\rm COMP}$ and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2016 MPS. All Rights Reserved.



APPLICATION INFORMATION

Setting the Output Voltage

The external resistor divider is used to set the output voltage (see the Typical Application on page 1). The feedback resistor (R1) also sets the feedback loop bandwidth with the internal compensation capacitor. R2 can be calculated with Equation (1):

$$R2 = \frac{R1}{\frac{V_{our}}{0.8V} - 1}$$
(1)

The T-type network is highly recommended (see Figure 5).




Figure 5: T-Type Network

Table 1 lists the recommended T-type resistors values for common output voltages.

 Table 1: Resistor Selection for Common Output

 Voltages

V _{OUT} (V)	R1(kΩ)	R2(kΩ)	Rt (kΩ)	L (µH)	Cf (pF)
1	20.5	76.8	100	1.8	15
1.2	20.5	39.2	100	1.8	15
1.8	40.2	31.6	56	3.3	15
2.5	40.2	18.7	56	3.3	15
3.3	40.2	12.7	33	4.9	15
5	40.2	7.5	33	4.9	15

Selecting the Inductor

A 1µH to 22µH inductor with a DC current rating at least 25% higher than the maximum load current is recommended for most applications. For the highest efficiency, the inductor DC resistance should be less than $15m\Omega$. For most designs, the inductance value can be derived from Equation (2):

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{L} \times f_{OSC}}$$
(2)

Where ΔI_{L} is the inductor ripple current.

Choose the inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current can be calculated with Equation (3):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$
(3)

Under light-load conditions below 100mA, a larger inductance is recommended for improved efficiency.

Selecting the Input Capacitor

The input current to the step-down converter is discontinuous and therefore requires а capacitor to supply AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient.

Since the input capacitor (C1) absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (4):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(4)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, shown in Equation (5):

$$I_{C1} = \frac{I_{LOAD}}{2}$$
(5)

For simplification, choose the input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, a small, high-quality, ceramic capacitor (i.e.: 0.1μ F) should be placed as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation (6):

$$\Delta V_{\rm IN} = \frac{I_{\rm LOAD}}{f_{\rm S} \times C1} \times \frac{V_{\rm OUT}}{V_{\rm IN}} \times \left(1 - \frac{V_{\rm OUT}}{V_{\rm IN}}\right)$$
(6)



Selecting the Output Capacitor

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are recommended to keep the output voltage ripple low. The output voltage ripple can be estimated with Equation (7):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{s} \times L_{1}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{s} \times C2}\right)$$
(7)

Where L₁ is the inductor value and RESR is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated with Equation (8):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^{2} \times L_{1} \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$
(8)

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated with Equation (9):

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{s}} \times L_{1}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$
(9)

The characteristics of the output capacitor also affect the stability of the regulation system. The MPQ2325 can be optimized for a wide range of capacitance and ESR values.

External Bootstrap Diode

An external bootstrap diode may enhance the efficiency of the regulator. The applicable conditions of the external BST diode are:

- V_{OUT} is 5V or 3.3V
- Duty cycle is high: D = $\frac{V_{OUT}}{V_{IN}}$ > 65%

In these cases, an external BST diode is recommended from VCC to BST (see Figure 6).




Figure 6: Optional External BST Diode Added

Bootstrap Diode to Enhance Efficiency

The recommended external BST diode is IN4148, and the recommended BST cap is 0.1µF - 1µF.

PCB Layout Guidelines (6)


Efficient PCB layout is critical for stable operation. For best results, refer to Figure 7 and follow the guidelines below.

- 1. Keep the connection of the input ground and GND as short and wide as possible.
- 2. Keep the connection of the input capacitor and IN as short and wide as possible.
- 3. Ensure that all feedback connections are short and direct.
- 4. Place the feedback resistors and compensation components as close to the chip as possible.
- 5. Route SW away from sensitive analog areas such as FB.

NOTE:

6) The recommended layout is based on Figure 8 in the Typical Application Circuit section on page 15.








Figure 7: Sample Board Layout

Design Example

Table 2 is a design example following the application guidelines for the specifications below.

Table 2:	Design	Example
----------	--------	---------

VIN	19V
Vout	5V
lo	3A

The detailed application schematics are shown in Figure 8 through Figure 13. The typical performance and circuit waveforms are shown in the Typical Performance Characteristics section. For more device applications, please refer to the related evaluation board datasheets.



TYPICAL APPLICATION CIRCUITS





Figure 10: Vo = 2.5V, Io = 3A




TYPICAL APPLICATION CIRCUITS (continued)






PACKAGE INFORMATION


TSOT23-8




TOP VIEW




RECOMMENDED LAND PATTERN



FRONT VIEW



SIDE VIEW



DETAIL "A"

NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
 PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-193, VARIATION BA.
 DRAWING IS NOT TO SCALE.
 PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.